雙迴路控制低壓降電壓調整器與平均電流控制降壓轉換器之研製

Design and Implementation of Low-Dropout Voltage Regulator with Dual-Loop Controlled Paths and Average-Current-Controlled Buck Converter

賴保朋(Bao-Peng Lai)

指導教授 ： 陳建中 ； 黃育賢

國立臺北科技大學/電資學院/電腦與通訊研究所/碩士(2009年)

摘要

本論文包含兩個主題。第一個主題是雙迴路控制低壓降電壓調整器；第二個主題是平均電流控制降壓轉換器。以上兩者皆可應用在消費性電子產品。
本論文的第一個部份，由於可攜式電子產品的成長，低壓降電壓調整器的需求日益增加。我們提出了一個使用雙迴路回授控制、無輸出電容且擁有快速暫態響應的低壓降電壓調整器。此方法為提出運算轉阻放大器使得暫態響應可以比其它利用傳統回授路徑的低壓降電壓調整器還要快。尤其是，提出之低壓降電壓調整器不需要輸出電容且顯示其效能非常好，穩定時間為0.3μs。此穩壓器在輸入電源為1.5V時，可以提供一個1.2V的輸出電壓。此晶片是以台積電點三五微米兩層多晶矽四層金屬互補式金屬氧化物半導體製程來實現。晶片面積只需360μm x 345μm。
本論文的第二個部分，提出一個運用平均電流控制機制取代傳統斜率補償的新型降壓電路。由於所提出的電流感測電路不僅可以全時間感測電感電流和控制降壓電路，而且結構簡單、只用到極少的元件，故在設計上十分容易。而所採用的平均電流控制機制在工作週期(Duty Cycle)超過50%時，既使不使用斜率補償亦可有效防止電路產生次諧波震盪(Sub-Harmonic Oscillation)的問題。本電路使用的是台積電點三五微米兩層多晶矽四層金屬互補式金屬氧化物半導體製程，晶片面積為1.354μm x 1.35μm。

關鍵字

低壓降電壓調整器 ； 降壓轉換器 ； 暫態響應 ； 平均電流控制 ； 斜率補償

並列摘要

This thesis includes two research topics. The first topic is a Low-Dropout Voltage Regulator with Dual-Loop Controlled Paths. The second one is an Average-Current-Controlled Buck Converter. Both of the circuits can be applied to consumer electronics.
In the first part of this thesis, the demand for low-dropout voltage regulator (LDO) is increasing for the growth of portable electronics. We present a capacitor-free LDO with fast transient response using dual-loop feedback paths. This technique based on the proposed trans-impedance amplifier helps the transient response to be faster than other LDOs with the traditional feedback path. Particularly, the performance of proposed LDO shows the settling time of 0.3μs is excellent without off-chip capacitor. The regulator provides a 1.2V of output voltage at input voltage of 1.5V. The prototype of the LDO is fabricated with TSMC 0.35μm 2P4M CMOS processes. The active area is only 360μm x 345μm.
In the second part of this thesis, we present an integrated buck converter using average-current-controlled (ACC) techniques without slope compensation. The proposed current sensing circuit is very simple and only consists of few components, which can be designed easily. The designed buck converter using the current sensing circuit and ACC techniques can be stable even if the duty cycle is greater than 50%. The buck converter is implemented with TSMC 0.35μm CMOS 2P4M processes, and the chip area is 1.354μm x 1.35μm.

並列關鍵字

low-dropout voltage regulator ； buck converter ； transient response ； average-current controlled ； slope compensation

參考文獻

[9] 陳彥名，新型電流模式直流-直流降壓轉換器與負電壓低壓降電壓調整器之研製，碩士論文，國立台北科技大學電腦與通訊研究所，2007。

[12] 陳建豪，定頻式主動電流感測技術之磁滯電流控制直流-直流轉換器，碩士論文，國立台北科技大學電腦與通訊研究所，2007。

[2] P. Midya, P. T. Krein, and M. F. Greuel, ” Sensorless current mode control an observer-based technique for dc-dc converters,” IEEE Trans. on Power Electronics, vol. 16, no. 4, pp. 522-526, Jul. 2001.

[4] X. Zhou, M. Donati, and L. Amoroso, and F. C. Lee, ” Improved light-load efficiency for synchronous rectifier voltage regulator module,” IEEE Trans. on Power Electronics, vol. 15, no. 5, pp. 826-834, Sep. 2000.

[6] P. Givelin, M. Bafleur, E. Tournier, T. Laopoulos, and S. Siskos, ” Application of CMOS current mode approach to on-chip current sensing in smart power circuits,” IEE Proceedings: Circuits, Devices and Systems, vol. 142, no. 6, pp. 357-363, Dec. 1995.