應用於車載專用短距離通訊系統之射頻前端發射機

RF Front-End Transmitter Design for Dedicated-Short-Range-Communications System Applications

陳家愷(Chia-Kai Chen)

指導教授 ： 黃建彰

元智大學/電機通訊學院/通訊工程學系/碩士(2013年)

https://doi.org/10.6838/YZU.2013.00357

摘要

本論文以臺積電所提供CMOS 0.18 μm製程實現適用於車載專用短距離通訊系統之射頻發前端射機設計與實現。此發射機為一次昇頻，運用於5.8 GHz頻帶平均輸出功率為10 dBm，增益約為23 dB，輸出三階截斷點為20 dBm，整體功耗為68mW。其中昇頻混頻器採類似Gilbert-cell架構作雙平衡操作，而主動濾波器電路採用共源極放大器加上退化電感與cascode兩種方式，以差動技術完成。最後一級為三模態功率放大器，4/π-DQPSK調變時操作在線性區作線性放大，同時加入線性器架構提高其線性度，而FSK、ASK調變時為非線性操作以提高其效率，最後加入被動之功率檢測器將功率訊號轉換成直流電壓訊號，此訊號回授給主控端可得知輸出訊號之大小。最後論文將依據量測結果討論電路設計未來改善方向。

關鍵字

三模態電子收費系統 ； 射頻前端發射機 ； A類/C類功率放大器 ； 互補式金屬氧化物半導體

並列摘要

This thesis presents an RF front-end transmitter design in TSMC CMOS 0.18 μm technology for dedicated-short-range-communications (DSRC) system applications. The transmitter utilizes one-step up-converter architecture to achieve an average output power of 10 dBm in 5.8GHz band, with total gain in 23 dB and 20 dBm in output third-order intercept point. The overall power consumption is about 68 mW. In the circuit designs, the up-convert mixer uses a double-balance operation similar to Gilbert-cell structure. The active band pass filter is in the common source amplifier, together with the use of both inductive source degeneration and cascode configuration, in a fully differential architecture. The last stage is a triple mode power amplifier (PA), where the PA works at the linear region as 4/π-DQPSK modulation signal applied, with an additional linearizer to improve the linearity, and the PA works at nonlinear region to enhance the efficiency as FSK and ASK modulation signal applied. A power detector is attached to the PA to detect the RF signal strength in dc voltage representation to acknowledge the host controller. Finally, this thesis will discuss the improvement directions in the future based on the current measured results.

並列關鍵字

triple-mode ETC system ； RF Front-End Transmitter ； Class-A/class-C power amplifier ； CMOS

參考文獻

[6] S. Shinjo, K. Tsutsumi, K. Nakajima, H. Ueda, K. Mori, M. Hieda, J. Koide, M. Inoue, and N. Suematsu, “5.8 GHz ETC SiGe-MMIC transceiver having improved PA-VCO isolation with thin silicon substrate,” in IEEE MTT-S Int. Microwave Symp. Dig., June 2006, pp.2039-2042.

[7] S. Shin, S. Yun, S. Cho, J. Kim, M. Kang, W. Oh, and S. Kang, “0.18 μm CMOS integrated chipset for 5.8 GHz DSRC system with +10 dBm output power,” in Proc. IEEE Int. Symp.Circuits Systems, May 2008, pp. 1958-1961.

[9] S. Shinjo, K. Tsutsumi, K. Mori, H. Okada, M. Inoue, and N. Suematsu, “ASK and Pi/4-QPSK dual mode SiGe-MMIC transceiver for 5.8 GHz DSRC terminals having stabilized amplifier chain,” IEEE MTT-S Int. Microwave Symp. Dig., June 2008, pp.1071-1074.

[10] K. Kwon, J. Choi, J. Choi, Y. Hwang, K. Lee, and J. Ko, “Communication transceiver for the Korea/Japan electronic toll collection system,” IEEE Trans. Microwave Theory Tech.,vol. 58, no. 11, pp. 2751-2763, Nov. 2010.

[11] 陳韋廷，〈應用於無線區域網路射頻發射機電路之研製〉，元智大學碩士論文，2005。