使用平行向量模擬來診斷大型組合電路之多重設計錯誤

Multiple Error Diagnosis in Large Combinational Circuits Using an Efficient Parallel Vector Simulation

蕭育霖(Yu-Lin Hsiao)

指導教授 ： 王俊堯

國立清華大學/電機資訊學院/資訊工程學系/碩士(2007年)

https://doi.org/10.6843/NTHU.2007.00312

摘要

本篇論文提出以平行向量模擬為基礎的方法來找出大型組合電路之多重設計錯誤，我們提出兩種啟發式方法以避免錯誤空間的劇增，我們的實驗使用一系列ISCAS'85 和兩個大型電路的測資，實驗結果指出我們的方法能有效率地識別出少量可修改的線路，這些線路包括了真正出錯的來源，使得錯誤的組合電路能夠進一步地被修正回來

關鍵字

診斷 ； 設計錯誤 ； 平行 ； 向量 ； 模擬

並列摘要

This paper presents a parallel vector simulation-based approach to locating multiple errors in large combinational circuits. Two heuristics are proposed to avoid the explosion of the error space. Experimental results on a set of ISCAS'85 and two large benchmarks show that our approach efficiently identifies a small set of correctable nodes that contains the actual error sources. Thus, further error correction can be conducted on the erroneous implementation.

並列關鍵字

Diagnosis ； Error ； Parallel ； Vector ； Simulation

參考文獻

[1] M. Abramovici, P. R. Menon, and D. T. Miller, “Critical path tracing - an alternative to fault simulation,” in Proc. 20th Conf. on Design Automation, pp. 214-220, 1983.

[2] P.-Y. Chung, Y.-M. Wang, and I. N. Hajj, “Diagnosis and correction of logic design errors in digital circuits,” in Proc. Design Automation Conf., pp. 503-508, June. 1993.

[3] S.-Y. Huang, K.-T. Cheng, K.-C. Chen, and D.-I. Cheng “ErrorTracer: A fault simulation-based approach to design error diagnosis,” in Proc. Int. Test Conf., pp. 974-981, Feb. 1997.

[4] A. Kuehlmann, D.-I. Cheng, A. Srinivasan, and D. P. LaPotin, “Error diagnosis for transistor-level verification,” in Proc. Design Automation Conf., pp. 218-224, June. 1994.

[7] I. Pomeranz and S. M. Reddy, “On correction of multiple design errors,”IEEE Trans. CAD., vol. 14, pp. 255-264, Feb. 1995.