透過您的圖書館登入
IP:18.189.178.189
  • 學位論文

接地防護線所引發雜訊之分析與抑制方法探討

Investigations on Analysis and Mitigation of Noises Induced by Guard Traces

指導教授 : 薛光華
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


研究探討耦合帶線不同間距插入接地防護線如何耦合產生串音雜訊。在一般情況下,在耦合線間插入接地防護線能有效的減少串音雜訊。然而因為實際電路板佈線的要求與限制,通常會產生耦合線不等距插入接地防護線的情況,因此引發顯著的串音雜訊。 提出最小耦合雜訊的設計準則,其減小雜訊的方法就是置入額外的接地連通柱。時域分析中,受擾線上可以減少超過70%振幅的串音雜訊。此外在頻域分析中,接近1GHz的第一共振頻率串音雜訊峰值,分別在近端串音與遠端串音可以減少超過25dB與35dB。 此外,在不等距耦合線插入接地防護線連接I/O電纜,量測到第一共振頻率的共模電流,最大可以減少超過35dB。然而頻域量測到的串音雜訊結果可以驗證本論文的分析。

並列摘要


This study investigates how the crosstalk coupling noise is generated in coupled striplines with inserted guard trace with different trace spacings. In general, with the insertion of guard trace into coupled lines efficiently reduce crosstalk noise. However, the layout requirements or limitations usually generate different trace spacings for the coupled lines with inserted guard traces, inducing significant crosstalk noise. Furthermore, the reduction scheme, the addition of grounding vias, design guidelines for minimizing coupling noise are proposed. The reduction of the magnitude of the time-domain crosstalk noise on the victim line exceeds 70%. Moreover, in the frequency domain, the reduction of the magnitude of the first resonant crosstalk peak at approximately 1GHz is over 25dB and 35dB for crosstalk noise at the near end and the far end, respectively. The maximum reduction of the measured common-mode current that is generated by the different trace spacings in the attached I/O cable exceeds 35dB at the first resonant frequency. Additionally, the frequency-domain measurements of crosstalk noise support the proposed analyses.

參考文獻


[1] S. H. Hall and H. L. Heck, Advanced Signal Integrity for High-Speed Digital System Design. Hoboken, NJ: Wiley, 2009, ch. 4.
[2] D. N. Ladd and G. I. Costache, “SPICE simulation used to characterize the cross-talk reduction effect of additional tracks grounded with vias on printed circuit boards,” IEEE Trans. Circuits Syst. II: Analog Digital Process., vol. 39, no. 6, Jun. 1992, pp. 342–347.
[3] I. Novak, B. Eged, and L. Hatvani, “Measurement by vector-network analyzer and simulation of crosstalk reduction on printed circuit boards with additional center traces,” in Proc. IEEE Instrum. Meas. Technol. Conf., Irvine, CA, May 1993, pp. 269–274.
[4] A. Suntives, A. Khajooeizadeh, and R. Abhari, “Using via fences for crosstalk reduction in PCB circuits,” in Proc. IEEE Int. Symp. Electromagn. Compat., Portand, OR, Aug. 2006, pp. 34–37
[5] Y. S. Cheng, W. D. Guo, G. H. Shiue, H. H. Cheng, C. C. Wang, and R. B. Wu, “Fewest vias design for microstrip guard trace by using overlying dielectric,” in Proc. IEEE Electr. Perform. Electron. Packag., San Jose, CA, Oct. 2008, pp. 321–324.

延伸閱讀