透過您的圖書館登入
IP:3.12.108.18
  • 學位論文

最大化投入與產出目標達成率之封裝測試廠生產排程決策問題

Maximizing Input and Output Goal for Scheduling Problem in Semiconductor Assembly and Test Manufacturing.

指導教授 : 黃文佐
本文將於2025/08/01開放下載。若您希望在開放下載時收到通知,可將文章加入收藏

摘要


本研究探討最大化投入與產出目標達成率之排程問題,產出要最大化,投入同時也要最大化,要如何提升封測廠投入與產出達成率的相關生產排程問題是本研究之動機。本研究以48 pin四方扁平無引線晶片(Quad Flat No-lead,QFN)為例,以限制理論(Theory of Constraints,TOC)中限制驅導式排程方法(Drum-Buffer-Rope,DBR)找出系統之產能限制資源(Capacity Constraints Resource,CCR),針對其CCR資源設定細部排程稱為鼓排程(Drum)。本研究主要以彈性流程型工廠之平行機台來做鼓排程,將CCR站有多少工單進行剷平廢墟,可將各工單分配到每一部平行機台,以利封測廠能充分運用限制資源。研究結果可發現使用DBR法則大幅減少總完工時間與總延遲時間,也使得最小化投入達到最大化產出,同時也降低線上在製品之數量。

並列摘要


This study investigates the production scheduling issues of semiconductor assembly and testing factory. In recent years, with the rapid advancement of technology, the demand for semiconductor chips in people's life is gradually increasing, and the major assembly and testing factory are in a situation where the supply is not enough to meet the demand. This study is motivated by the production scheduling issues related to how to improve the input and output performance of semiconductor assembly and testing factory. This study takes a 48-pin Quad Flat No-lead (QFN) chip as an example, and uses the Theory of Constraints (TOC) Drum-Buffer-Rope (DBR) to find out the Capacity Constraint Resource (CCR) of the system, and sets up a detailed schedule called Drum for the CCR resource, so that the assembly and testing factory can fully utilize the constraint resource.

參考文獻


Huang, W. T., Chen, P. S., Chen, G. Y. H., & Dang, J. F. (2022). The Dynamic Flow Shop
Scheduling Problem with JIT Philosophy and Common Due Date. Mathematical
Problems in Engineering, 2022.
Liang, Z., Zhong, P., Liu, M., Zhang, C., & Zhang, Z. (2022). A computational efficient
optimization of flow shop scheduling problems. Scientific Reports, 12(1), 1-16.

延伸閱讀