CMOS參考電壓設計與應用

Design And application Of CMOS Reference Voltage

蔡柏戎(Bo-Rong Cai)

指導教授 ： 劉偉行

國立虎尾科技大學/電機資訊學院/電子工程系碩士班/碩士(2014年)

摘要

本論文提出一種具有疊接式架構的差動輸出參考電壓電路。本電路是利用BJT所具有的的正/負溫度係數特性參數互相補償，以實現一個具有零溫度係數的參考電壓電路。電路利用兩種架構去模擬驗證，並比較兩種電路架構之優缺點；相較於已知電路，本論文提出的電路具有架構簡單、較少晶片面積、不須使用運算放大器等優點。
本論文除了詳細敘述工作原理以外，並使用HSPICE及LAKER電路模擬軟體以0.35微米製程進行佈局前和佈局後模擬，電路供應電壓範圍分別是3.3V與5V，溫度變化範圍則為-20°C-120°C。根據模擬結果，雙疊接式電路架構可以有效提升電路的PSRR值；當供應電壓是3.3V，溫度為25°C時，使用一般疊接式電路架構，輸出電壓約為426.2mv，輸出電壓變化量為1.37mv，消耗功率為0.5149mW，PSRR約為-27.52dB。當供應電壓是5V，溫度為25°C時，而使用雙疊接式電路架構輸出電壓約500.27mv，輸出電壓變化量為1.0236mv，消耗功率為0.96502mW，PSRR約為-45dB；本論文電路模擬結果與理論推導相符合，可證明電路的可行性。論文提出之差動式參考電壓電路可適用於汽車電子裝置，以及各種數位和類比電路之中。

關鍵字

溫度係數 ； 差動模式 ； 疊接式 ； 電流鏡 ； 參考電壓

並列摘要

In this thesis, a differential-mode reference voltage circuit with cascode architecture has been proposed. The design principle is using both the positive and the negative temperature coefficient parameters in BJT to compensate each other, and then a zero temperature coefficient output reference voltage can be achieved. Circuit simulations has used two different circuit architectures to realize the reference voltage, and both the advantages and disadvantages have been discussed. As compared with the existed differential mode reference voltage circuits, the proposed circuits benefits from simpler circuit architecture, less chip area, and also they don't need any operational amplifier .
Detailed design principle has been disclosed in this thesis, also the HSPICE and LAKER simulation programs with 0.35-μm process parameters have been used to perform the pre-layout and post-layout simulation. The supply voltages of the proposed circuits are 3.3V and 5V, respectively. The test temperature ranges from -20°C to 120°C. According to the simulation results, the double-cascode architecture can enhance the PSRR. When the supply voltage is 3.3V and the temperature is 25°C, the output voltage of the proposed cascode architecture reference voltage circuit is 426.2mv, the maximum output voltage variation is 1.37mv, the power dissipation is 0.5149mW, and the corresponding PSRR is -27.52dB. As the supply voltage is 5V and the temperature is 25°C, the output voltage of the proposed double-cascode architecture reference voltage circuit is 500.27mv, the maximum output voltage variation is only 1.0236mv, the power dissipation is 0.96502mW, and the corresponding PSRR is -45dB. All the simulation results are consistent with the theoretic analysis. The proposed circuits can be applied to vehicle electronic devices design and other digital and analog circuits.

並列關鍵字

temperature coefficient ； differential mode ； cascode ； current mirror ； reference voltage

參考文獻

[4]D. L. Butler and R. Jacob Baker,“Low-Voltage Bandgap Reference Design Utilizing Schottky Diodes,”Circuits and Systems, 2005. 48th Midwest Symposium,vol.2,pp.1794

[6]L.Magnelli , F. Crupi , P. Corsonello,C.Pace and G. Iannaccone,“A 2.6 nW, 0.45 V Temperature-Compensated Subthreshold CMOS Voltage Reference,”IEEE Journal of Solid-State Circuits,vol 46,pp.465-474,2011.

[7]K. R. Francisco and J. A. Hora ,“Very Low Bandgap Voltage Reference with High PSRR Enhancement Stage Implemented in 90nm CMOS Process Technology for LDO Application,”2012 IEEE International Conference on Electronics Design Systems and Applications (ICEDSA), pp.216-220, 2012.

[8]Zhang Shuo , Wang Zongmin ,Zhou Liang , Feng Wenxiao and Ding Yang,“A high-PSRR bandgap voltage reference with temperature curvature compensation used for pipeline ADC,”2013 IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC), pp.1-2, 2013.

[9]D. F. Hilbiber,“A New Developments in IC Voltage Regulators,”IEEE International