超寬頻接收機之次諧波混波器電路設計

A SUBHARMONIC MIXER CIRCUIT DESIGN FOR ULTRA-WIDEBAND RECEIVERS

林于傑(Yu-Jie Lin)

指導教授 ： 黃淑絹

大同大學/電機資訊學院/電機工程學系所/碩士(2008年)

摘要

在本論文中，我們使用台積電TSMC 0.18um 1P6M CMOS製程設計一個超寬頻(3.1GHz – 10.6GHz)次諧波混波器。此混波器利用非線性元件產生之諧波，因而可降低本地振盪器的頻率至原來的一半或甚至是三分之一，以避免自我混波及直流偏移電壓等問題。這個混波器的轉換衰減(conversion loss) 少於 10dB，在isolation的部份高於15dB。更重要的是此處中頻率為100MHz，我們採用了Gm-C濾波器來過濾及放大IF的訊號，讓整個晶片的面積變小許多，面積為0.610.55 。

關鍵字

次諧波混波器

並列摘要

This thesis describes the design of an ultra-wideband (UWB, 3.1-10.6GHz) subharmonic mixer in TSMC 0.18um 1P6M CMOS process. Instead of using fundamental local oscillation (LO) signal to achieve the frequency transformation, this mixer utilizes second or third harmonics of the LO signal generated by the nonlinear devices. Therefore, the LO frequency can be reduced to only one-half or one-third of the original LO frequency to avoid LO self-mixing and DC offset problems. In addition, it exhibits good performance in the conversion loss (less than 10dB), as well as a decent port-to-port isolation (higer than 15dB). The intermediate frequency (IF) is 100MHz, and the mixer utilizes the Gm-C filter to perform IF filtering and amplifying. It reduces the overall chip area, and the area is 0.610.55mm2.

並列關鍵字

subharmonic mixer

參考文獻

[2] J. LEE and J. D. Cressler, “A 3-10GHz SiGe resistive feedback low noise amplifier for UWB applications,” IEEE RFIC Digest, pp. 545-548, 2005.

[3] A. Ismail and A. A. Abidi, “A 3-10 GHz low-noise amplifier with wideband LC-Ladder matching network,” IEEE J. Solid-State Circuits, vol. 39, pp. 2269-2277, Dec. 2004.

[4] A. Bevilacqua and A. M. Niknejad, “An Ultra-Wideband CMOS low-noise amplifier for 3.1-10.6 GHz wireless receivers,” IEEE J. Solid-State Circuits, vol. 39, pp. 2259-2268, Dec. 2004.

[5] F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, “Wideband CMOS low-noise amplifier exploiting thermal noise canceling,” IEEE J. Solid-State Circuits, vol. 39, pp. 275-282, Feb. 2004.

[6] M. Bao, H. Jacobsson, L. Aspemyr, G. Carchon, and X. Sun, “A 9-31GHz subharmonic passive mixer in 90-nm CMOS technology,” IEEE J. Solid-State Circuits, vol. 41, no. 10, pp. 2257-2264, Oct. 2006,