使用混合數字系統之FPGA算術表現效能探討

Efficiency of Arithmetic Representations Using Hybrid Number System to Implement on FPGA

黃凱弘(Kai-Hung Huang)

指導教授 ： 劉寅春

淡江大學/工學院/電機工程學系碩士班/碩士(2014年)

https://doi.org/10.6846/TKU.2014.01158

摘要

本論文旨在探討將智慧型控制器透過混合數字系統之硬體架構實現於FPGA平台，並探討算術表示對於控制器計算效能的影響，同時套用TS-CMAC控制器模擬與實現；目的是透過Altera SOPC與NIOS II處理器的使用者指令集實現32位元混合數字系統處理器，並應用於TS-CMAC作為算術運算。其中，控制器的計算性能優劣取決於算術表示；然而，控制器實作上必須考量到所需要花費的FPGA邏輯元件成本，以及數字精度的影響，以上因素均會影響控整器整體效能之呈現；因此，本論文所提出的混合數字系統硬體化系統架構旨在解決以上問題。硬體化系統架構有以下三個優點： i) 低花費的FPGA邏輯元件； ii) 高運算效能； iii) 高精度的算術運算。經由實驗結果得知，透過混合數字系統能有效提升TS-CMAC的算術運算速度，同時在設計算術硬體上減少佔用面積並保有高數字精確度，達到TS-CMAC在控制上之準確性。

關鍵字

混合數字系統 ； 現場可程式邏輯閘陣列 ； T-S 模糊小腦模型控制器 ； 硬體實現

並列摘要

In this paper, we developed a hardware intelligent controller, such as TS-CMAC, implemented on a field programmable gate array (FPGA) platform. We also discuss the impact of arithmetic representation on computing performance of controller. In addition, we implemented a 32-bit hybrid number system processor for TS-CMAC arithmetic operations. However, arithmetic representations for intelligent controller is dependent on computing performance. The tradeoff between precision and representation along with FPGA logic element costs requirements are considered. Therefore, our hardware system architecture seek to fill the gap between why. We proposed hybrid number system for our controller arithmetic representation. The hardware system architecture has advantages: i) low costs of hardware logic element; ii) high computing performance; iii) high accuracy of arithmetic operation. According to experimental results, TS-CMAC arithmetic operation speed can be increased effectively by hybrid number system which can not only reduce area occupied of hardware but also maintain high precision in arithmetic hardware design, and thus enhance TS-CMAC accuracy in intelligent control .

並列關鍵字

Hybrid number system ； Field programmable gate array (FPGA) ； TS-CMAC ； Hardware implementation

參考文獻

Reference Materials

[1] F. Fons, M. Fons, and E. Canto, “Hardware-software co-design of a dynamically reconfigurable fpga-based fuzzy logic controller,” in Electronics, Circuits and Systems, 2006. ICECS ’06. 13th IEEE International Conference on, Dec 2006, pp. 1228–1231.

[2] S. Jung and S. S. Kim, “Hardware implementation of a real-time neural network controller with a dsp and an fpga for nonlinear systems,” Industrial Electronics, IEEE Transactions on, vol. 54, no. 1, pp. 265–271, Feb 2007.

[3] J. Mooney, A. Mahdi, and M. Halton, “Application-specific instruction-set processor for control of multi-rail dc-dc converter systems,” Circuits and Systems I: Regular Papers, IEEE Transactions on, vol. 60, no. 1, pp. 243–254, Jan 2013.

[4] A. Sathyan, N. Milivojevic, Y.-J. Lee, M. Krishnamurthy, and A. Emadi, “An fpga-based novel digital pwm control scheme for bldc motor drives,” Industrial Electronics, IEEE Transactions on, vol. 56, no. 8, pp. 3040–3049, Aug 2009.