Title

運算放大器之自動化設計流程及行為模型研究

Translated Titles

An Automation Flow of OP Amplifier Design with Accurate Behavior Model

Authors

趙晏廷

Key Words

運算放大器 ; 自動化設計 ; 行為模型 ; Automation Flow ; Behavior Model ; OP Amplifier

PublicationName

中央大學電機工程學系學位論文

Volume or Term/Year and Month of Publication

2007年

Academic Degree Category

碩士

Advisor

劉建男

Content Language

繁體中文

Chinese Abstract

本論文提出一個自動化設計運算放大器的流程,並提供四種常用架構的運算放大器:伸縮(telescopic)、摺疊疊接 (folded cascade)、電流鏡(current mirror)、雙級 (two stage)。整套流程已經以C++實現並連結HSPICE輔助設計。使用者只需要輸入需求的規格及選擇運算放大器的架構,便可以得到符合規格的電路。放大器是類比電路中基本的元件,並且在很多電路中都被廣泛應用。自動化設計運算放大器的流程將加速類比電路的設計,降低類比電路的設計時間。 隨著CMOS製程技術的下降,由於超大型積體電路(VLSI)複雜度的增加,以及SoC (System on Chip)的發展,驗證電路設計的正確性變的比以前困難,模擬時間也隨之上升。為了減少模擬的時間,提供所需的放大器的同時,也提供了一個運算放大器的行為模型,可以在行為模式模擬電路,驗證整體系統的正確性。

English Abstract

An automation flow of OP Amplifer design is proposed in this thesis. Four common OP Amplifers topologies: telescopic、folded cascade、current mirror and two stage are supported in this flow. It has been implemented by C++ program and HSPICE. Given the required specification and target topology, the tool will offer the circuit with detailed sizes that meets the required specification in the choosed topology. OP Amplifers are the fundamental components in analog circuits that have been used in many kinds of circuits extensively. An automation flow of OP Amplifer design can greatly decrease the design time of the analog circuit. As CMOS process technology scales, the increasing complexity of VLSI systems also increase the simulation time and verification efforts. In order to reduce the simulation time, the behavioral models of the generated OP circuits are provided simultaneously, which can be used to verify the behavior of the entire system at behavioral level to reduce the system simulation time.

Topic Category 資訊電機學院 > 電機工程學系
工程學 > 電機工程
Reference
  1. [2] M. Hershenson, S. P. Boyd and T. H. Lee, “Automated design of folded-cascode op-amps with sensitivity analysis”, IEEE International Conference on Electronics, Circuits and Systems, pp.121-124, vol.1, Sept. 1998.
    連結:
  2. [3] L. Dai and R. Harjani, “CMOS switched-op-amp-based sample-and-hold circuit”, IEEE J. Solid-State Circuit, vol.35, No.1, pp. 109-113, Jan. 2000.
    連結:
  3. [4] G. Espinosa-Flores-Verdad and R. Salinas-Cruz. “Symmetrically compensated fully differential folded-cascode OTA”, Electronic Letters. Vol. 35, No. 19, pp. 1603-1604, Sept. 1999.
    連結:
  4. [6] P.C. Maulik, L.R. Carley, “Automating analog circuit design using constrained optimization techniques”, International Conference on Computer-Aided Design, pp. 390-393, Nov, 1991.
    連結:
  5. [11] R. Hägglund, E. Hjalmarson, and L. Wanhammar, “A Design Path for Optimization-Based Analog Circuit Design”, IEEE Midwest Symp. Circuits Syst., pp. 287-290, Tulsa, OK, USA, Aug., 2002.
    連結:
  6. [12] P. R. Gray and R. G. Meyer, “Analog Integrated Circuits”, 3rd Ed., New York, Wiley, 1993.
    連結:
  7. [14] P. E. Allen and D. R. Holberg, “CMOS Analog Circuit Design”, OXFORD, 2rd Ed., 2002.
    連結:
  8. [1] W. T. Nye, E. Polak and A. Sangiovanni-Vincentelli, “DELIGHT: An optimization-based computer-aided design system”, IEEE International Symposium on Circuits and Systems, pp. 851-855. 1981.
  9. [5] M. Kayal, ”Transistor-Level Analog IC Design”, Short Course Lecture Note, EPFL, Lausanne, Switzerland, Jun. , 2004.
  10. [7] R. Hägglund, E. Hjalmarson, and L. Wanhammar, “Automatic DeviceSizing in Analog Circuit Design”,National Conf. Radio Science(RVK), pp. 187-191, Stockholm, Sweden, Jun., 2002.
  11. [8] R. Hägglund, E. Hjalmarson, and L. Wanhammar, “Optimization-Based Device Sizing in Analog Circuit Design”, Swedish System-on-Chip Conference, Falkenberg, Sweden, Mar., 2002.
  12. [9] E. Hjalmarson, R. Hägglund, and L. Wanhammar, “An Optimization-Based Approach for Analog Circuit Design”, European Conference on Circuit Theory Design, pp. 369-372, Krakow, Poland, Sept., 2003.
  13. [10] E. Hjalmarson, R. Hägglund, and L. Wanhammar, “A Design Platform for Computer-Aided Design of Analog Amplifiers”,Swedish System-on-Chip Conf., Eskilstuna, Sweden, Apr., 2003.
  14. [13] B. Razavi, “Design of Analog CMOS Integrated Circuit”, McGraw Hill, 2001.
Times Cited
  1. 羅欣瑜(2011)。直流對直流降壓轉換器自動化合成流程。中央大學電機工程學系學位論文。2011。1-105。
  2. 朱冠銘(2012)。可同步優化低壓降線性穩壓器與其誤差放大器的自動化設計方法。中央大學電機工程學系學位論文。2012。1-79。