應用於電力線通訊系統之低功耗OOK收發器暨HomePlug AV高速接收器

A Low-Power OOK Transceiver and HomePlug AV Receiver for Powerline Communication Applications

葉尚榮(Shang-Rong Ye)

指導教授 ： 陳中平

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2015年)

https://doi.org/10.6342/NTU.2015.10025

摘要

隨著科技的進步，網路通訊在我們生活中扮演著不可或缺的角色，所以通訊介面積體電路的設計也越來越重要，因此本論文針對電力線傳輸提出了一個使用OOK調變的低功耗且低成本收發器，以及HomePlug AV高速接收器；使用OOK調變技術收發器來實現電力線傳輸系統，可以降低功率損耗以及晶片面積，另一個則為符合HomePlug AV規格的高速接收器，內部包含了可變增益放大器以及管線式類比數位轉換器。
第一個晶片為使用On-Off Keying(OOK)調變技術的收發器，本次設計使用台積電0.25微米製程，在1.2 MHz載波頻率下可達到傳輸速率至45Kbps，操作於傳輸速率為10Kbps時的功率消耗為34mW，並且可以還原傳輸一公尺及五公尺後的數據。
第二個晶片為符合HomePlug AV的高速接收器，本次設計採用台積電90奈米製程，量測結果在取樣頻率為100MS/s時，輸入頻率50MHz下ENOB和SFDR為6.85和49.98dB，當時脈為120MS/s對於60MHz的輸入頻率時，ENOB和SFDR為6.55和53.88dB。在100MS/s的操作頻率之下，電路的消耗功率為73.2mW。

關鍵字

二元振幅鍵控 ； 家用電力線網路聯盟 ； 收發器 ； 可變增益放大器 ； 管線式類比數位轉換器

並列摘要

By the evolution of technology, digital data communication systems have become essential to our daily life. This dissertation proposes a low-power and low-cost On-Off Keying(OOK) transceiver for powerline communication (PLC) system and a receiver for HomePlug AV powerline communication system standard. The OOK modulation not only saves the power consumption but also saves the area cost. The HomePlug AV receiver includes a PGA and a pipelined ADC.
The OOK PLC transceiver was fabricated in TSMC 0.25um CMOS technology. With the 1.2 MHz carrier frequency, the transceiver achieves 45 Kbps data rate. When the transceiver operates at 10 Kbps data rate, the power consumption is 34mW. Moreover, the transceiver can recover the NRZ data by 1-meter and 5-meter powerline cable.
The receiver for HomePlug AV powerline communication was implemented in TSMC 90nm CMOS technology. When the receiver operate at 100MS/s sampling rate with 50MHz input frequency, the measured ENOB and SFDR is 6.85 and 49.98dB. In 120MS/s sampling rate with 60MHz input frequency, the measured ENOB is 6.55 and SFDR is 53.88dB respectively. The receiver consumes 73.2mW from 1.2-V supply when the sampling rate is 100MS/s.

並列關鍵字

On-Off Keying ； HomePlug AV ； Transceiver ； PGA ； Pipelined ADC

參考文獻

[1]詹凱翔, “A High Dynamic Range, Low Gain Error Programmable Gain Amplifier

for Powerline Communication System,” Master Thesis, NTU, 2012.

[10] Huy-Hieu Nguyen, Quoc-Hoang Duong, Huy Binh Le, Jeong-Seon Lee, and Sang-Gug Lee, “Low-power 42 dB-linear single-stage digitally-controlled variable gain amplifier,” Electronics Letters, Vol. 44, No. 13, pp. 780-782, Jun. 19, 2008.

[11] Huy-Hieu Nguyen, Hoai-Nam Nguyen, Jeong-Seon Lee, and Sang-Gug Lee, “A Binary-Weighted Switching and Reconfiguration-Based Programmable Gain Amplifier,” IEEE Transactions on Circuits and Systems-II: Express Briefs, Vol. 56, No. 9, pp. 699-703, Sep. 2009.

[13] 洪晟淵, “Design of Pipelined ADC for PowerLine Communication System,”