摘要
即時資料處理與其它高度運算量的應用，其關鍵需求在於提供高性能的處理器與快速的儲存裝置以應付大量資料的管理。本論文探討高系能數位訊號處理系統之設計，其系統平台共有六顆數位訊號處理器，每顆處理器擁有3MB的L2記憶體、256MB的外部DDR2記憶體與三個核心，所以此系統為擁有十八個核心的高性能與高密度的平台板。運用串行RapidIO技術作為處理器資料交換的基礎，配合交換器提供靈活的資料交換路徑，使得此平台適用於多項運用，包含無線多媒體、醫學影像處理等等。
並列摘要
A key requirement of real-time data acquisition and other extremely intensive computation applications is the availability of large on-chip memories to handle vast amounts of data during processing. This paper discusses the design of high performance DSP system. Each of the six on-board DSPs incorporates 3MB of local L2 RAM and connects to 256 MB external DDR2 memory. Each DSP has three optimized cores, making a total of 18 cores to combine highest performance and enhance board density. Serial RapidIO is implemented for inter-DSP communications. On-board Serial RapidIO switches support flexible data paths. The DSP Farm is ideally suited for applications including medical imaging, wireless media, and etc.
被引用紀錄
延伸閱讀
- Chen, C. C. (2008). 雙指令執行之超長指令集架構數位訊號處理器之設計與驗證 [master's thesis, National Tsing Hua University]. Airiti Library. https://doi.org/10.6843/NTHU.2008.00641
- Chen, C. F. (2004). 以數位信號處理器整合之多主多從系統 [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2004.00537
- Wu, X. C. (2009). 數位訊號處理器系統層級功率評估 [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2009.01377
- 林紹平（1995）。Integrated Robust Control and Diagnostic System Design〔碩士論文，元智大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0009-0112200611365710
- 林紹平（1995）。Integrated Robust Control and Diagnostic System Design〔碩士論文，元智大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0009-0112200611335727