- 期刊
Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs
並列摘要
In this paper, we propose an algorithm based on a framework of reconfigurable multiple scan chains for system-on-chip to minimize test application time. The control signal combination causes the computing time increasing exponentially, and the algorithm we proposed introduces a heuristic control signal selecting method to solve this serious problem. We also minimize the test application time by using the balancing method to assign registers into multiple scan chains. The results show that it could significantly reduces both the test application time and the computation time.
延伸閱讀
- Ta, H. M. (2015). Cost Reduction of System-level Tests with Stressed Structural Tests and SVM [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-0312201510311505
- Luo, C. H. (2015). Design and Implementation of a Timing-Error Detection and Correction Mechanism on ARM1136 [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2015.00209
- Chien, C. L. (2005). Reconfigurable Multiple Scan-Chains for Reducing Test Application Time of SOCs [master's thesis, Tamkang University]. Airiti Library. https://doi.org/10.6846/TKU.2005.00694
- Yao, J. L. (2014). SAT-based Verification of Role-based Access Control Systems with Slicing method [master's thesis, National Chung Cheng University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0033-2110201613583975
- 林宜中（2014）。Implementation of novel SOI-based MEMS Tensile Testing〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-2912201413503273