J. Lee, “Thermal placement algorithm based on heat conduction analogy,” IEEE Trans. On Components and Packaging Technologies, Vol. 26, No. 2, pp. 473-482, 2003.
J. Lee, “Reliability and wireability optimizations for chip placement on multichip modules,” IEEE Trans. on Electronics Packaging Manufacturing, Vol. 28, No. 2, pp.133-141, 2005.