- 期刊
An Evaluation of an Integrated On-Chip/Off-Chip Network for High-Performance Reconfigurable Computing
延伸閱讀
- 蘇昭豪（2013）。Implementation and Analysis of Multi-Ring Topology Architecture for On-chip Network〔碩士論文，國立清華大學〕。華藝線上圖書館。https://doi.org/10.6843/NTHU.2013.00162
- Ahn, S., Choi, J., Lee, D., Noh, S. H., Min, S. L., & Cho, Y. (2007). Design, Implementation, and Performance Evaluation of Flash Memory-based File System on Chip. Journal of Information Science and Engineering, 23(6), 1865-1887. https://doi.org/10.6688/JISE.2007.23.6.14
- Wu, L. W. (2010). A Novel Architecture and Routing Algorithm for Dynamic Reconfigurable Network-on-Chip [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-1901201111414257
- 林易興（2010）。Design and Implementation of an Efficient Communication Scheduling Scheme for Circuit-Switched Network-on-Chip〔碩士論文，國立臺北科技大學〕。華藝線上圖書館。https://doi.org/10.6841/NTUT.2010.00310
- Shen, J. S. (2013). Learning-Based Reconfiguration of Network-on-Chip for Varying Processing Requirements [doctoral dissertation, National Chung Cheng University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0033-2110201613545153