High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs

Kumm, M., & Zipf, P. (2016). Comment on ＂High Efficiency Generalized Parallel Counters for Look-Up Table Based FPGAs＂. International Journal of Reconfigurable Computing, 2016(), 15-17. https://doi.org/10.1155/2016/3015403
Li, D. H. (2015). High Scalability FPGA-based hardware accelerator for data-intensive computation. [master's thesis, National Chung Cheng University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0033-2110201614033815
Chang, Y. (2004). Using FPGA Implement a Partial Reconfigurable Architecture of Embedded System [master's thesis, Yuan Ze University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0009-0112200611300018
Wu, C. C. (2013). FPGA-based High Applicability Reconfigurable FFT Processor for Multi-standard Systems [master's thesis, National Chung Cheng University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0033-2110201613530827
Wu, W. N. (2017). An Analytical Placer for Heterogeneous FPGAs via Rough-Placed Packing [master's thesis, National Chiao Tung University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0030-2212201712302088