Low Latency Network-on-Chip Router Microarchitecture Using Request Masking Technique

Rajasekaran, C., Jeyabharath, R., & Veena, P. (2014). Hardware-Software Reconfigurable Techniques for Wireless Sensor Network. Research Journal of Applied Sciences, Engineering and Technology, 8(17), 1855-1862. https://www.airitilibrary.com/Article/Detail?DocID=20407467-201411-201502160007-201502160007-1855-1862
張雍昌、劉仲凱、鄭昌信（2011）。Fault Tolerant Network-on-chip Architecture Using Router Level Redundancy for Manycore Systems in Three-dimensional ICs。電腦與通訊，(141)，59-66。https://doi.org/10.29917/CCLTJ.201110.0009
Chan, C. H. (2009). A Priority Based Method for Output Arbiter on Network-on-Chip Router [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2009.02761
黃金煌（2013）。Layout Optimization Using MTCMOS Technique for Low-Power SOC Applications〔碩士論文，國立臺灣大學〕。華藝線上圖書館。https://doi.org/10.6342/NTU.2013.10348
Lee, C. R. (2018). Ultra-low-voltage Wireless Transceiver Using Injection-locked Technique for IoT Applications [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201800435