Thermal-Aware Test Schedule and TAM Co-Optimization for Three-Dimensional IC

Hsu, C. Y. (2011). Thermal-aware Test Scheduling and TAM Optimization for 3D IC [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2011.02250
洪東銘（2008）。Thermal Stress Analysis and Optimization of 3D Chip Module〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-2002201314212733
Wang, H. F. (2014). The Construction of Thermal Measurement and Simulation Platforms for Microprocessors [master's thesis, National Chiao Tung University]. Airiti Library. https://doi.org/10.6842/NCTU.2014.01087
Rau, J. C., Wu, P. H., Huang, W. T., Chien, C. L., & Chen, C. S. (2010). Optimal Test Access Mechanism (TAM) for Reducing Test Application Time of Core-Based SOCs. 淡江理工學刊, 13(3), 305-314. https://doi.org/10.6180/jase.2010.13.3.10
Lung, C. L., Yu, C. H., Ho, Y. L., Hsu, R. S., Chien, J. H., Kwai, D. M., & Chang, S. C. (2014). Dynamic Thermal Management for Heterogeneous Multi-Core Processor Throughput Optimization. 電腦與通訊, (157), 61-69. https://www.airitilibrary.com/Article/Detail?DocID=1019391x-201406-201407020013-201407020013-61-69