SYNCHRONOUS STATE IN A FULLY CONNECTED PHASE-LOCKED LOOP NETWORK

Chiu, W. H. (2011). Design of Fast-Settling and Low-Noise Phase-Locked Loops [doctoral dissertation, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2011.01080
Lee, S. C. (2004). The Design of Phase-Locked Loop Using Capacitive Multiplication Technique and Its Applications [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2004.10097
Huang, Y. H. (2009). A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2009.10553
Shao, P. H. (2010). Fast-Lock Tri-State Phase-Locked Loop Using Dual-Edge Triggered PFD and Bandwidth Controller [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-1901201111414043
MATROSOVA, A. Y., LEVIN, I., & OSTANIN, S. A. (2000). Self-checking Synchronous FSM Network Design with Low Overhead. VLSI Design, 2000(), 47-58. https://doi.org/10.1155/2000/46578