一個具混合架構參考電壓緩衝電路之十三位元連續漸進式類比至數位轉換器

A 13-bit Successive-Approximation-Register Analog-to-Digital Converter with Hybrid Reference Buffer Circuit

黃竣淳(Jyun-Chun Huang)

指導教授 ： 陳信樹

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2019年)

https://doi.org/10.6342/NTU201904368

摘要

連續漸進式類比至數位轉換器以其在中高解析度可以有高電能效率而聞名，受惠於電容式數位至類比轉換器，其靜態耗能極低。然而，驅動該數位至類比轉換器並不容易，且其耗能遠遠多於連續漸進式類比至數位轉換器本身所消耗的。因此，混合架構參考電壓緩衝電路被引用，該電路包含一個動態的參考電壓穩壓器與電荷補償電路，可以迅速地調節參考電壓。參考電壓與連續漸進式類比至數位轉換器的性能高度相關。
本篇提出的作品，在奈奎斯特輸入頻率下，可以達到每秒五十萬次轉換頻率。作品的主動面積僅0.0277平方毫米，包含了混合架構參考電壓緩衝電路與連續漸進式類比至數位轉換器，且毋須外掛去耦電容。包含混合架構參考電壓緩衝電路的耗能，整體功耗為16.77微瓦特、品質因數達到165.3分貝。

關鍵字

連續漸進式 ； 類比至數位轉換器 ； 電壓穩壓器 ； 電荷補償 ； 電源系統

並列摘要

The successive-approximation-register (SAR) analog-to-digital converter (ADC) is a well-known energy-efficient architecture for high intermediate resolution. Thanks to capacitive digital-to-analog converter (DAC), the static power consumption is extremely low. Nevertheless, driving of the DAC can be an effort, and its power consumption is much greater than SAR ADC’s. Hence, hybrid reference buffer circuit is introduced, and it comprises a dynamic reference voltage stabilizer (RVS) and charge compensation circuit, which can quickly regulate reference voltage (Vref). Vref is highly related with the performance of SAR ADC.
This proposed work can achieve the conversion rate of 500 kS/s with Nyquist rate input frequency. Including hybrid reference buffer circuit and SAR ADC, the active area is only 0.0277 mm2 without external-decoupling capacitor. The power consumption is 16.77 μW and FoMS reaches 165.3 dB including hybrid reference buffer circuit.

並列關鍵字

successive-approximation register (SAR) ； analog-to-digital converter (ADC) ； voltage stabilizer ； charge compensation ； power system

參考文獻

[1] A. Vence, et al., “A 0.076 mm2 12 b 26.5 mW 600 MS/s 4-Way Interleaved Subranging SAR-∆∑ ADC with On-Chip Buffer in 28 nm CMOS,” IEEE J. Solid-State Circuits, vol. 51, no. 12, pp. 2951-2962, Aug. 2016.

[2] M. Liu, et al., “A 10-b 20-MS/s SAR ADC with DAC-Compensated Discrete-Time Reference Driver,” IEEE J. Solid-State Circuits, vol. 54, no. 2, pp. 417–427, Feb. 2019.

[3] Y.-S. Hu, et al. “A 0.6 V 1.63 fJ/c.-s. Detective Open-Loop Dynamic System Buffer for SAR ADC in Zero-Capacitor TDDI System,” IEEE J. Solid-State Circuits, vol. 54, no. 10, pp. 2680–2690, Oct. 2019.

[4] M. Liu, et al., “A 0.8V 10b 80ks/S SAR ADC with Duty-Cycled Reference Generation,” in IEEE ISSCC Dig. Tech. Papers, pp. 278-279, Feb. 2015.

[5] Y.-Z Lin, et al., “A 9-Bit 150-MS/s Subrange ADC Based on SAR Architecture in 90-nm CMOS,” in IEEE TCAS-I, vol. 60, no. 3, pp. 570-581, Mar. 2013.