使用多位元正反器以節省時脈功率

Using Multi-Bit Flip-Flops for Clock Power Saving

翁榮鴻(Jung-Hung Weng)

指導教授 ： 郭斯彥

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2010年)

https://doi.org/10.6342/NTU.2010.10619

摘要

近年來便攜式設備的興起，低功率電路設計成為現今設計中最被注目的問題。由先前的設計經驗得知，時鐘樹為整體電路中最為消耗功率的元件之一，降低時鐘樹的消耗功率可以有效的降低整體的消耗功率。因此，許多關於低功率時鐘樹的設計一一被提出。

另外，隨著製程的日益先進，最小的反相器已不止能驅動一個單一位元正反器。因此，多個單一位元正反器分享同一驅動，也就是使用多位元正反器，將可有效的減少反相器的使用，進而減少整體使用在其上的功率及面積。另一方面，亦可有效的縮小時鐘樹的總線長，進而亦降低時鐘樹的消耗功率。

本論文所提出之演算法，可使設計功率有效降低。其中包含正反器功率節省平均約23%，時鐘樹功率節省平均約48%。另外，本演算法用於合併兩百萬個正反器最快不到一個小時就能完成，整體實驗時間複雜度為Θ(n1.052)，比Θ(nlogn)的實驗時間複雜度Θ(n1.09)較為小。因此為一有效率之演算法。

關鍵字

低功率設計 ； 時鐘樹 ； 正反器

並列摘要

In the recent years, low-power circuit design has become the most concerned issue in today’s design problems due to the popularity of the portable devices. From the previous design experience, the clock tree is one of the most power consumption components of the whole design. Reducing the power consumption of the clock tree can effectively reduce the overall power consumption. Therefore, many techniques on low-power clock tree design have been proposed.

In addition, with increasingly sophisticated manufacturing process, the smallest inverter usually can drive more than a 1-bit flip-flop. Therefore, several 1-bit flip-flops can share the same drive, that is, the multi-bit flip-flops. It will effectively reduce the use of inverter, thereby reducing the overall power consumption and chip area. On the other hand, it can also effectively reduce the clock tree wire length, and thus also reduce the clock tree power consumption.

The algorithm in this work can effectively reduce the total power of the designs. The power saving includes the flip-flops power saving, about 23%, and clock tree power saving, about 48%. On the other hand, merging 2,000,000 flip-flops with this algorithm can be achieved in least than 1 hour. The empirical time complexity of the algorithm is Θ(n1.052) which is less than the empirical time complexity of Θ(nlogn) time complexity algorithm.

並列關鍵字

Low-Power Design ； clock-tree ； flip-flop

參考文獻

[2] D. R Gonzales, “Micro-RISC Architecture for the Wireless Market”, IEEE Micro, Vol. 19, No. 4 pp. 30-37, July 1999.

[3] F. Anderson, S. Wells, and E. Berta, “The core clock system on the next generation Itanium microprocessor”, ISSCC Dig. Tech. Papers, pp. 146-147, February 2002.

[4] D. Duarte, V. Narayanan, M. J. Irwin, “Impact of Technology Scaling in the Clock system Power”, IEEE Computer Society Annual Symposium on VLSI, pp. 52-57, Pittsburgh, PA, April 2002.

[6] Balas E, Padberg M, “Set partitioning: a survey”, SIAM Review, vol. 18, No.4, pp.710-760, October 1976.

[7] I. Gershkoff, “Optimizing flight crew schedules”, Interface, vol. 19, pp. 29-43, 1989.