應用小數頻率合成器於GMSK調變

A GMSK Modulator by Using a Fractional-N Frequency Synthesizer

蔡明宏(Ming-Home Tasi)

指導教授 ： 李泰成

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2005年)

https://doi.org/10.6342/NTU.2005.02010

摘要

在GSM手機通訊標準中，調變信號的方式是GMSK。它是一種連續相位的調變方式，為GFSK的一種。在本論文的研究中，建立了一套使用Simulink的相位調變器行為模型來探討他頻率及spectrum。在晶片中使用一個三角積分調變除小數頻率合成器來實現部分相位調變器的射頻電路。其中相位頻率比較器、電流泵、多模數除頻器及壓控震盪器是用0.35μm混和信號 2P4M CMOS製程的積體電路實現,而三角積分調變器是由 MATLab 通過 pattern generator 來實現。

關鍵字

頻率合成器 ； 鎖相迴路 ； 調變

並列摘要

In GSM communication system, the modulation of the modulated signals are GMSK. It is a kind of modulation way of continuiing phase, a kind of GFSK modulation way. In this work, we set up a complete behavior model of phase modulator in Simulink environment. In this chip, we use a sigma-delta fractional-N frequency synthesizer to implement partial RF circuit of the phase modulator. A phase frequency detector, a charge pump ,a multi-modulus divider and a voltage-controlled oscillator are fabricated with 0.35μm 2P4M CMOS technology and are operated over 1.8 GHz. The sigma-delta modulator is implemented by Simu-link and the pattern generator.

並列關鍵字

PLL ； Fractional-N ； GMSK modulator

參考文獻

[1] P. Gray and R. Meyer, “Future directions in silicon ICs for RF personal communications,” IEEE Custom IC conference, pp. 83-90, 1995.

[2] S. Heinen, S. Beyer, and J. Fenk, “A 3.0V 2 GHz transmitter IC for digital radio communication with integrated VCOs,” Proceedings of IEEE International Solid-State Circuits Conference, pp. 150-1, Feb. 1995.

[4] B. Razavi, “Monolithic Phase-Locked Loops and Clock Recovery Circuits,” IEEE PRESS, 1996.

[5] V. F. Kroupa, “Jitter and Phase Noise in Frequency Dividers,” IEEE Trans. on Instrumentation and Measurement, vol. 50, no. 5, pp. 1241-1243, Oct. 2001.

[6] P.M. Aziz, H. V. Sorensen, J. vn der Spiegel, “An overview of sigma-delta converters,” IEEE Signal Processing Magazine, vol. 13, pp. 61-84, Jan. 1996.