Serial ATA 系統之匯流排功能性模組實作

隨著單晶片系統的設計複雜度增高，驗證成為整個設計流程的瓶頸。現今的驗證還是依據硬體模擬。但當系統的複雜度增加，模擬時間的增高將使得模擬的效率大為降低；正確性是晶片設計者的主要目標，在特殊用途積體電路(ASIC)的設計中，功能性涵蓋率可以代表系統的正確性。如何有效減少模擬時間和增加系統的功能性涵蓋\率，成為今日積體電路設計和驗證工程師所面臨的最大難題。為了解決上述的問題，本篇論文提出了一套SATA的匯流排功能性模組(BFM)。在行為層級方面，匯流排功能性模組制定的標準相同。藉著測試電路的行為模式，模擬時間可以被有效的控制。本文所設計的功能性模組皆是可以被控制多項參數，以及可程式化的。所以我們可應用這些模組來建構SATA的驗證環境。獨立的分層實現，簡明的設計介面和簡單的傳送/接收方法增加了這個模組的實用性。我們可以利用這個模組當成範本：藉著傳送封包給欲測試的模組，接收測試模組的回應封包來檢查欲測試模組的正確性。隨著測試檔案的增加，功能性涵蓋率可以簡單的被計算出來。論文最後提出了個驗證的環境，期望對於SATA晶片設計者，有更多的幫助。

關鍵字

匯流排；驗證

並列摘要

Due to the increasing complexity of modern SoC designs, verification has become one of the bottlenecks of the entire IC design process. Current verification strategy, based on traditional hardware simulation, is not able to fulfill designer’s need efficiently because of the escalating simulation time. Functional correctness is the most fundamental requirement for all hardware design. How to reduce the simulation time and increase the functional coverage are the primary issues that designers and researchers need to solve right away. In this thesis I provide a set of Serial ATA (SATA) Bus Function Models (BFM), congruent to SATA specification. By testing design under verification (DUV) in the behavior level, simulation time can be reduced. The BFM are configurable and programmable. We could construct all topologies of the SATA system using the BFM. Clearly layered implementation, concisely programming interface and easily command sending and receiving methodologies make SATA BFM powerful in verifying a SATA DUV. SATA BFM can become a golden model, send packets to DUV, and receive packets from DUV to check if it’s functional correctly. With the self-checked test-cases provided, functional coverage increases significantly. Finally we will provide a SATA simulation environment using SATA BFM for designers to be a reference in chip or ip design.

並列關鍵字

Bus Functional Model ； BFM ； Serial ATA ； Verification

參考文獻

[1] Shivakumar Chonnad, Balachander Needamangalam, “A Layered Approach to Behavioral Modeling of Bus Protocol”, IEEE 2003 page 170-173

[2] LoBue, M.T, “Surveying today's most popular storage interfaces” Computer Volume 35, Issue 12, Dec. 2002 Page(s):48 – 55

[3] M. El Shobaki, L. Lindh, “A hardware and software monitor for high-level system-on-chip verification” Quality Electronic Design, 2001 International Symposium on 26-28 March 2001 Page(s):56 – 61

[9] Mohammed El Shobaki, Lennart Lindh, “A Hardware and softeare for High-Level System-on-chip Verification”, IEEE 2001

[10] Eugene Zhang and Einat Yogev, “Functional verification with completely self-checking tests”, IEEE International VerilogHDL Conference, April 1997, pp. 2-9

國際替代計量

Serial ATA 系統之匯流排功能性模組實作

全文下載

主題瀏覽