PCI Express 系統之匯流排功能性模組實作

Implementations of Bus Functional Models for the PCI Express System

鍾智能(Chih-Neng Chung)

指導教授 ： 郭斯彥

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2004年)

https://doi.org/10.6342/NTU.2004.00026

摘要

現在的電腦系統中時脈一直在提升，但目前電腦系統中常用的匯流排架構，如PCI的匯流排，他的時脈會因為並行的傳輸架構而有所限制。所以PCI-SIG訂出了下一代的IO的傳輸架構的規格稱為PCI Express。而PCI Express是類似於網路架構的分層點對點通訊協定。而他的傳輸效能也大幅的超越現有的PCI架構。而且在軟體介面上它仍是保留了大部分跟PCI相容的設計。所以在未來幾年，我們可以想見的是大量的PCI Express的晶片會被設計採用。

因此為了加速晶片設計的流程，所以本論文提出一系列的匯流排功能性模組的設計。在此論文中我們採用了VERILOG硬體描述語言中的行為性寫法，以及加上驗證語言的擴增(Verification Language Extension)為輔助。實作了這些功能性模組，使其具有PCI Express的完整功能。所以透過它們，我們可以建構各種PCI Express的系統組態。而本文所設計的功能性模組皆可以被控制多項參數，以及可程式化的。所以我們可應用這些模組來建構PCI Express的驗證環境。以協助設計者減少驗證的時程，並增加設計的生產量。

關鍵字

匯流排 ； 功能性模組

並列摘要

With rapid increase in CPU’s speed, inter-chip bus connection becomes the bottlenecks of computing systems. The problem lies on clock skew since the shared bus protocol needs a synchronous clock control. To break the performance limit of PCI/PCI-X, PCI-SIG defines PCI Express, an industry specification for serial connection rather than the original parallel connection. PCI Express is similar to a network protocol. It is a peer to peer, packet based and layered protocol. The PCI Express can provide more bandwidth than PCI/PCI-X bus. Furthermore it is designed to preserve the software/driver interface of earlier PCI version. So in the future, we could see that many chips need to be designed for new applications.

To reduce the design schedule of PCI Express system, a set of Bus Function Models (BFM) are provided. In the thesis, we use Verilog with Verification Language Extension (VLE) toolkits to model the behavior of PCI Express elements. All the BFMs contain all the functionalities defined in the specification. Using the BFMs, we could construct all topologies of PCI Express system. The BFMs are also configurable and programmable. So, they could be easily integrated into the system-level verification environment. It could help designers to reduce the time for verification and improve their productivity.

並列關鍵字

PCI Express ； Bus Functional Model ； simulation-based functional verification

參考文獻

[5]Kazutoshi Wakabayashi, and Takumi Okamoto, “C-Based SoC Design Flow and EDA Tools: An ASIC and System Vendor Perspective”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, IEEE 2000

[7]Shivakumar Chonnad, Balachander Needamangalam, "A Layered Approach to Behavioral Modeling of Bus Protocol", IEEE 2003 page 170-173

[8]Rohit Jindal, Kshitiz Jain, "Verification of Transaction-Level SystemC models using RTL Testbenches", First ACM and IEEE Internal Conference on Formal Method and Models for Co-Design (MEMOCODE'03) IEEE 2003

[10]Ali Sayinta, Gorkem Canverdi, Marc Pauwels, Amer Alshawa, Wim Dehaene “A Mixed Abstraction Level Co-Simulation Case Study Using SystemC for System on Chip Verification”, Design, Automation and Test in Europe Conference and Exhibition 2003 IEEE

[12]Murail Kudlugi, Soha Hassoun, Charles Selvidgr, Duaine Pryor, "A Transaction -Based Unified Simulation/Emulation Architecture for Functional Verification", DAC Las Vegas Nevada, USA 2001, June page 18-22