透過您的圖書館登入
IP:3.15.189.231
  • 學位論文

自動動態部份重組態實現邊緣檢測演算法

Automatic Dynamic Partial Reconfiguration Platform For Edge Detection

指導教授 : 黃朝章
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


本論文提出一個自動動態部份重組態平台來實作影像處理之應用,針對不同色彩形態之影像,在判斷完成影像型態後,自動動態部份重組態所需執行的功能單元。此論文實作影像測邊之技術,在一般影像實作測邊演算前,必需先完成影像灰階處理之步驟。在此設計出判斷色彩形態之機制,並且運用Prewitt測邊演算法以及改良式Prewitt測邊演算法[1]遮罩不同之特點,完成實作部份重組態功能單元之更換,達到灰階影像以及彩色影像皆可即時實作測邊運算功能。 而實作方面使用Xilinx XPS 9.2[2]來設計Microprocessor(MicroBlaze)[3],並以Xilinx ISE 9.2i及Verilog硬體描述語言實作Prewitt演算法以及改良式Prewitt演算法兩種功能單元,並將其功能實現於Xilinx Virtex-5 FPGA開發板[4]做驗證。

並列摘要


The study raises an image processing application utilizing a platform of Automatic Dynamic Partial Reconfiguration which dynamic-partially reconfigures the needed function unit automatically for a distinct image after its color-type determination completed. This study implements the technology of Image Edge-detection which requires the Grey process ended before executing general Edge-detection algorithm. For determining color-type of an image, design a mechanism, which exploits the characteristic of different masks separately in Prewitt Edge-detection and Modified Prewitt Edge-detection algorithms, to accomplish the exchangeability of function units of partial reconfiguration and to meet the Real-time Edge-detection functional operability for both grey-type and color-type images. For implementation, the Microprocessor (MicroBlaze)[3] is designed by Xilinx XPS 9.2[2], and two function units of Prewitt Algorithm and of Modified Prewitt Algorithm are programmed by Verilog in Xilinx ISE 9.2i. Eventually, implement the function of the system onto Xilinx Virtex-5 ML-506[4] as verification.

參考文獻


[5] Nader I. Rafla,Evolvable Reconfigurable Hardare Framework for Edge Detection,IEEE 2007
[6] 李宗翰,”以彈性重組態架構實現不同功能之運算”,2008
[7] 洪億樹,”利用部份重組態架構實現多重功能單元之設計”,2008
[8] Xilinx Inc,” XPS HWICAP (v3.00a)” ,Available at
[9] 陳智勇,”利用彈性階層之重組態架構實現快速傅立葉轉換”,2008

延伸閱讀