[1] S.H. Lo, D.A. Buchanan, Y. Taur, W. Wang, “Quantum-mechanical modeling of electron tunneling current from the inversion layer of ultra-thin-oxide nMOSFET’s”, IEEE Trans. on Electron Device Letters vol. 18, pp. 209-211, May 1997.
[4] K. Suzuki, T. Sugii, “Analytical Models for n+-p+ Double-Gate SOI MOSFET’s”, IEEE Trans. on Electron Devices, Vol. 42, pp.1940-1947, November 1995.
[5] L. Chang, S. Tang, T.J. King, J. Bokor, C. Hu, “Gate Length Scaling and Threshold Voltage Control of Double-Gate MOSFETs”, IEDM, pp. 719-722, 2000.
Zhang, G. M. (2014). 無接面雙閘極電晶體與不同溫度下臨界電壓模擬 [master's thesis, National Central University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0031-0412201511580696
Shieh, T. C. (2014). 雙閘極電晶體臨界電壓模型模擬與無接面環繞式閘極鍺電晶體之特性模擬 [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2014.10169