應用於無線測試系統的高面積效率內崁式二進制頻移鍵控發射器之設計

Design of an Area-Efficient Embedded BFSK Transmitter for Wireless Test Systems

李紀穎(Chi-Ying Lee)

指導教授 ： 謝志成

國立清華大學/電機資訊學院/電機工程學系/博士(2012年)

摘要

本篇論文主題為設計一個高面積效率、可內崁於無線測試系統的二進制頻移鍵控 (BFSK) 傳輸器，操作在2.4 GHz並應用於后羿 (HOY)無線測試平台。為了減少使用面積，提出堆疊式的LC架構，應用在數位控制震盪器中。因應所提出的架構，考慮堆疊電感的效應並建立模型，對產生的Ｑ值衰退以及震盪頻率上升現象加以補償，並預測因為電容及電感step改變而造成的頻階變動。此堆疊的電感亦做為on-chip天線使用，利用多路徑傳輸增加天線傳輸功率。此設計亦藉著所提出的switch-Q可變電容以及開放式迴路調變的架構增加資料率。本傳輸器設計經由台積電 (TSMC) 0.18-μm CMOS製成製作量測，並實際達到僅有0.1 mm2的使用面積，以及高達10 Mb/s的傳輸速率，明顯優於其他頻移鍵控傳輸器。此傳輸器與后羿平台做整合，成功達到無線測試之目標。

關鍵字

二進制頻移鍵控傳輸器 ； 數位控制震盪器 ； 開放式迴路調變 ； 堆疊式的LC架構 ； 無線測試

並列摘要

A design of a binary frequency-shift-keying (BFSK) transmitter for a low area overhead is presented in this thesis. The transmitter is applied to the Hypothesis, Odyssey, and Yield (HOY) wireless test system and operates in the 2.4-GHz industrial, scientific, and medical (ISM) band.
To reduce the area overhead, a stacked-LC tank structure is proposed for the digitally-controlled oscillator (DCO). The effects of inductor stacking are modeled and discussed. Compensation is required to account for Q degradation and the oscillation frequency shift. The frequency step is also estimated based on the modified capacitance step and additional inductance step. The stacked inductor also acts as an on-chip antenna using multipath transmission to enhance the emission efficiency. The proposed switch-Q varactor, along with an open-loop modulation architecture, is adopted in order to increase the data rate.
The transmitter design is verified through chip fabrication based on a 0.18-μm CMOS process. An area of only 0.1 mm2 and a data rate as high as 10 Mb/s are achieved, which outperforms other FSK transmitters. Integration with the HOY system is also demonstrated.

並列關鍵字

BFSK transmitter ； DCO ； open-loop modulation ； stacked-LC structure ； wireless test

參考文獻

[2] H. Eberle and A. Wander, “Testing Systems Wirelessly,” in Proc. 22nd IEEE VLSI Test Symp. Conf., 2004, pp. 335–340.

[4] B. Moore, M. Mangrum, C. Sellathamby, M. Reja, T. Weng, B. Bai, E. Reid, I. Filanovsky, and S. Slupsky, “Non-contact Testing for SoC and RCP (SIPs) at Advanced Nodes,” in IEEE Int. Test Conf.(ITC), 2008, pp. 1–10.

[5] D. Zhao and Y. Wang, “MTNet: Design of a Wireless Test Framework for Heterogeneous Nanometer Systems-on-Chip,” in IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 16, pp. 1046–1057, Aug. 2008.

[7] P.-K. Chen, Y.-T. Hsing, and C.-W. Wu, “On Feasibility of HOY: A Wireless Test Methodology for VLSI Chips and Wafers,” in Int. Symp. VLSI Des., Autom. Test (VLSI-DAT), 2006, pp. 26–28.

[8] R. Li, W. Bomstad, J. Caserta, X. Guo, and O. Kenneth, “Evaluation of Integrated Antennas for Wireless Connection between an Integrated Circuit and an Off-chip Antenna,” in Proc. IEEE Int. Interconnect Technol. Conf., Jun. 2003, pp. 120–122.