降低最長差模連通柱殘斷在厚層印刷電路板中對時域波形與眼圖的影響

Influence and Mitigation of Longest Differential Via Stubs on Transmission Waveform and Eye Diagram in a Thick Multilayered PCB

葉啟樓(Chi-Lou Yeh)

指導教授 ： 薛光華

中原大學/電機資訊學院/通訊工程碩士學位學程/碩士(2014年)

https://doi.org/10.6840/cycu201400458

摘要

本論文研究在厚層印刷電路板(PCB)中對於時域傳輸波形TDT (Time -Domain Transmission)與眼圖的影響，同時提出對於降低最長的差模連通柱殘段的影響之抑制方案，使用彈跳圖(Lattice Diagram)可以得知時域反射雜訊影響到時域傳輸波形主要是最長的差模訊號連通柱殘段所造成的影響，接著利用彈跳圖(Lattice Diagram) 推導公式用於計算時域傳輸波形波形之步階電壓高度，接下來分析最長的差模連通柱殘段影響時域傳輸波形之參數變化，且對於最長的差模連通柱殘段造成的影響提出了高阻抗差異比與有無嵌入額外空氣連通柱之抑制方案，所提出之抑制方案不管是在時域傳輸波形與眼圖或是頻域差模介入損失|Sdd21|皆大幅抑制了在厚層印刷電路板中最長的差模訊號連通殘段對訊號造成的影響，最後模擬與量測不管在時域或是頻域上皆有很好的一致性，驗證了本論文的分析與所提出的抑制方案是可行的。

關鍵字

彈跳圖 ； 時域傳輸波形 ； 差模介入損失 ； 眼圖 ； 訊號完整性 ； 差模連通柱殘斷 ； 通孔連通柱

並列摘要

This study investigates how the longest differential via stubs in a thick multilayered printed circuit board (PCB) affect the time-domain transmission (TDT) waveform and eye diagram. A reduction scheme is also proposed to mitigate the influence of the longest differential via stubs. The manner in which the time-domain reflection noise that is generated by the longest differential via stubs affects the TDT waveform is then investigated using a lattice diagram. Formulas for step voltages on the TDT waveform are derived by analyzing the lattice diagram. Next, the effects of parameters related to the longest differential via stubs on the TDT waveform are analyzed. A high-impedance difference scheme with/without additional air-via holes is proposed to mitigate the influence of the longest differential via stubs. This mitigation scheme significantly reduces the influence of the longest differential via stubs in a thick multilayered PCB not only in the time domain (TDT waveform and eye diagram) but also in the frequency domain (differential insertion loss |Sdd21|). Finally, favorable comparisons between the simulations and measurements in the time and frequency domains validate the proposed analyses and mitigation scheme.

並列關鍵字

plated through-hole vias ； differential via stubs ； signal integrity ； differential insertion loss ； time domain transmission ； eye diagram

參考文獻

[1]D. Y. Kim, J. Byum, S. H. Lee, S. J. Oh, and H. Y. Lee, “Signal integrity improvements of a MEMS probe card using back-reilling and equalizing techniques,” IEEE Trans. Instrumentatuin and Measurement, vol. 60, no. 3, pp. 872–879, March 2011.

[2]S. H. Hall and H. L. Heck, Advanced Signal Integrity for High-Speed Digital System Design. New York: Wiley, 2009.

[3]T. Kushta, K. Narita, T. Kaneko, T. Saeki, and H. Tohya, “Resonance stub effect in a transition from a through via hole to a stripline in multilayer PCBs,” IEEE Microwave and Wireless Components Letters, vol. 13, no. 5, pp. 169–171, May 2003.

[5]J. Shin and, T. Michalka, “Comprehensive design guidance for PTH via stub in board-level high speed differential interconnects,” Electronic Components and Technology Conference, pp. 1912–1919, 2010.

[6]W. Y. Chang, Kye Yak See, and Eng Kee Chua, “Comprehensive analysis of the impact of via design on high-speed signal integrity,” Electronic Packaging Technology Conf., pp. 262–266, 2007.