三維積體電路中鈀鈍化層對銅接合介面人造孔洞演化的影響

The Effect of Pd Passivation Layer on the Evolution of Artificial Voids at the 3DIC Copper Bonding Interface

吳國龍(Guo-Long Wu)

指導教授 ： 吳耀銓

國立交通大學/工學院/材料科學與工程系所/碩士(2019年)

摘要

隨著科技發展，晶圓接合的技術日新月異，過去之2DIC之IC設計漸漸被3DIC科技所取代，其中金屬接合蓬勃發展，常見其用於3DIC製作元件。然而，在3DIC晶圓或是金屬堆疊技術之中，仍存在著許多問題需要改進及加強，而其中特別是元件或是晶圓在堆疊時彼此產生了孔洞及氧化物。這些孔洞及氧化物大大的影響了元件的電性、壽命、與可靠度等等…。因此本實驗主要目的則為利用鈀鈍化層作為鈍化金屬的效果，使之不容易形成氧化層，再使用人造孔洞模擬其接合時的空孔，探討其圖案化金屬銅接合時產生的孔洞隨著熱處理之條件變化，觀察其對孔洞形貌的影響以及孔洞演化的現象。
本實驗分為四個步驟，分別為試片製備、晶圓接合、高溫退火、試片研磨及觀察等。在試片製備的步驟，利用人工製作的孔洞來模擬其真實孔洞在不同條件下的癒合表現，接著利用熱處理參數的不同，針對相同溫度下不同時間接合對人造空孔擴散表現的影響，實驗的最後，再利用改善薄膜好壞及品質條件，以期達到更低溫、更少時間的孔洞癒合變化，而實驗結果將以聚焦離子數以及電子束顯微系統進行分析。

關鍵字

銅金屬 ； 接合 ； 孔洞 ； 癒合

並列摘要

With the development of technology, the technology of wafer bonding is changing rapidly.2DIC design was gradually replaced by 3DIC technology, in which metal joints technology flourished, and it is commonly used in 3DIC production components. However, there are still many problems that need to be improved and strengthened in the 3DIC wafer or metal stack technology, especially when the components or wafers are stacked, they create voids and oxides.The voids may influence the electrical measurement, and the performance, and also the reliability of device.The main purpose of this experiment is to use the palladium passivation layer as a passivation metal,preventing from forming an oxide layer, then use artificial voids to similate the real voids during the jointing. Thus we can investigate the influence of void morphology upon different conditions of the heat treatment
The experiment will be divided into four issues to be discuss, sample preparation, wafer bonding, wafer annealing, and wafer milling/observation results. During the preparation of the test pieces, the artificial voids are used to simulate the healing behavior of the real void under different heat conditions. Then, using the different heat treatment parameters to discuss the effect of joints on the diffusion performance of artificial at different temperatures.
In the end of the experiment, we improved the quality of film to achieve a lower temperature, less time voids healing changing.

並列關鍵字

copper ； bonding ； 3dic ； void

參考文獻

[1] C. J. E. T. Maxfield, http://www. eetimes. com/design/programmable-logic/4370596/2D-vs–2-5D-vs–3D-ICs-101, "2D vs. 2.5 D vs. 3D ICs 101," 2012.

[2] 國立交通大學材料所 吳耀銓教授 材料接合技術導論 "上課講義"

[3] C. Wang and T. Suga, "A novel room-temperature wafer direct bonding method by fluorine containing plasma activation," in 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), 2010, pp. 303-308: IEEE.

[4] H. Takagi, K. Kikuchi, R. Maeda, T. Chung, and T. J. A. p. l. Suga, "Surface activated bonding of silicon wafers at room temperature," vol. 68, no. 16, pp. 2222-2224, 1996.

[5] L. Peng, H. Li, D. F. Lim, S. Gao, and C. S. J. I. T. o. E. D. Tan, "High-density 3-D interconnect of Cu–Cu contacts with enhanced contact resistance by self-assembled monolayer (SAM) passivation," vol. 58, no. 8, pp. 2500-2506, 2011.