透過您的圖書館登入
IP:3.140.198.43
  • 學位論文

新穎奈米線穿隧式場效電晶體之技術開發

Technology Development of Novel Naonwire Tunneling Field-Effect Transistor

指導教授 : 李佩雯
若您是本文的作者,可授權文章由華藝線上圖書館中協助推廣。

摘要


本論文整合一維複晶矽奈米線與PIN結構於一體,實作出奈米線穿隧式場效電晶體。期望能有效地改善金氧半場效電晶體的短通道效應、次臨限斜率與靜態漏電流。其關鍵製程簡述如下:利用側壁回蝕技術在陡直的平台側壁形成一維複晶矽奈米線,再藉由二次黃光微影製程分別對一維複晶矽奈米線進行P+ 和N+ 離子佈植形成PIN結構,進而實作出奈米線穿隧式場效電晶體。因此於變溫的電流-電壓曲線、次臨限斜率-溫度曲線以及導通電流-溫度曲線進行電性分析。

並列摘要


This thesis integrated one dimension poly-Si nanowire and PIN structure into a device, which fabricated nanowire tunneling field-effect transistor (NWT-FET). We are looking forward to improving short channel effects (SCE), subthreshold slope, (S.S.) and static leakage current (IOFF) in the metal oxide semiconductor field-effect transistor (MOS-FET). The key process of NWT-FET is described as follows: By using etched back technique, we can form one dimension poly-Si nanowire on steep mesa-sidewall. Then by using two photolithography processes, we can implant P+ and N+ on one dimension poly-Si nanowire, respectively, to form the PIN structure. Via the variable temperature measurement (300 K, 250 K, 200 K and 150 K), we experimental characterized the current-voltage (I-V), subthreshold slope-temperature (S.S.-Temp.) and on current-temperature (Ion-Temp.).

參考文獻


﹝3﹞D. Hisamoto, et al., “FinFET-a self-aligned double-gate MOSFET scalable to 20 nm,” IEEE Trans. Electron Devices, Vol. 47, p. 2320, 2000.
﹝4﹞Y. K. Choi, T. J. King, et al., “Nanoscale CMOS spacer FinFET for the terabit era,” IEEE Electron Device Lett., Vol. 23, p. 25, 2002.
﹝5﹞D. V. Averin and K. K. Likharev, “Coulomb blockade of single-electron tunneling and coherent oscillations in small tunnel junctions,” J. Low Temp. Phys., Vol. 62, p. 1573, 1986.
﹝6﹞T. A. Fulton and G. J. Dolan, “Observation of single-electron charging effects in small tunnel junctions,” Phys. Rev.Lett., Vol. 59, p. 109, 1987.
﹝7﹞H. Graber and M. H. Devoret, “Single charge tunneling: Coulomb blockade phenomena in nanostructures,” New York, Plenum, 1992, NATO ASI Series B 294.

延伸閱讀