具訊號特性感知之低功率逐漸逼近式生醫類比數位轉換器

Signal-Feature-Aware Low-Power SAR-ADC for Biomedical Applications

蔡維晉(Wei-Chin Tsai)

指導教授 ： 王進賢

國立中正大學/工學院/電機工程學系/碩士(2012年)

摘要

本論文實現了一個具訊號特性感知之低功率逐漸逼近生醫類比數位轉換器，使用的製程是NTC 0.35μm 2P3M CMOS process。本論文逐漸逼近式演算法使用手動或自動偵測訊號類型選擇使用的演算法，演算法分為二分搜尋式與移動搜尋式，跟具訊號的快慢選擇適用的演算法，達到低功率的需求。本論文提出之具訊號特性感知之低功率逐漸逼近生醫類比數位轉換器，在取樣頻率為10kHz下，當輸入訊號為139Hz時，由模擬結果可以達到雜訊失真比為72.01dB、有效位元為11.6bit、總功率消耗為845μW。

關鍵字

逐漸逼近式類比數位轉換器 ； 低功率

並列摘要

This thesis presented a Signal-Feature-Aware Low-Power SAR-ADC for Biomedical Applications in NTC 0.35μm 2P3M CMOS process. This thesis presented a SAR algorithms use manually or automatically detect the signal type selection algorithm, the algorithm is divided into binary search algorithm and moving binary search algorithm, select the applicable algorithm based on the speed of the signal to achieve low power consumption. Simulation results show that the SNDR and ENOB of the SA-ADC with an input frequency of 139Hz under sampling frequency of 10kHz are 72.01dB and 11.6bit, total power consumption is 845μW.

並列關鍵字

Low Power ； SAR ADC

參考文獻

[1] Behzad Razavi, “Principles of Data Conversion System Design,” IEEE Press, 1995.

[2] Bernhard E. Boser, EECS 247 Lecture, University of California at Berkeley.

[4] A. M. Abo and P. R. Gray, “A 1.5-V, 10-bit, 14.3-MS/s CMOS Pipeline Analog-to-Digital Converter,” IEEE Journal of Solid-State Circuits, vol. 34, no. 5, May 1999.

[6] S. Mortezapour, and E. K. F. Lee, “A 1-V, 8-bit successive approximation ADC in standard CMOS process,” IEEE Journal of Solid-State Circuits, vol. 35 Issue. 4, pp. 642-646, Apr 2000

[7] H. J. Schouwenaers, D. W. J. Greeneveld, and H. A. H. Tremeer, “A low-power stereo 16-bit CMOS D/A converter for Digital Audio,” IEEE Journal of Solid-State Circuits, vol. 23, no. 6, pp. 1290-1297, Dec 1988.