Recently, due to the wide diffusion of multimedia applications and wide area screens (e.g., Widescreen TFT LCD TV), the problem of video format conversion has significantly increased its importance. Video scaling is important in conversion between different formats such as NTSC, PAL, HDTV and between the VGA resolution to the various sizes included in MPEG coding. The architecture suitable for FPGA/ASIC implementation of a video scalar is presented in this paper. Conventional implementation of the filter may result in huge memory and computational requirement. The scheme proposed here results in enormous savings of memory normally required, without compromising on the video quality. In the present work, VGA compatible video sequence is scaled up to WXGA format. The FPGA implementation of the proposed video-scaling algorithm is capable of processing high-resolution, color pictures of sizes up to 1280x768 pixels at the real time video rate of 60 frames/second. The design has been realized by RTL compliant VHDL coding, and fits into a single Xilinx FPGA, and display to TFT-LCD plane that resolution is 1280x768 pixels.