矽基光學平台技術為核心之雙向4通道 x 10-Gbps光學連接收發模組

4 Channels x 10-Gbps Optical Interconnect Transceiver Based on Silicon Optical Bench Technology

盧冠甫(Guan-Fu Lu)

指導教授 ： 伍茂仁

國立中央大學/理學院/光電科學研究所/碩士(2011年)

摘要

在本論文中，將提出以本實驗室開發完成的矽基光學平台(Silicon Optical Bench, SiOB ) 為核心之收發模組的開發評估、實作及高頻量測；此平台具有微型化被動對準、光程短的優勢，以及高深度45°微反射面提供光路非共平面轉折，在光學連接模組之應用上具有相當潛力。
本論文提出之模組為一雙向4通道×10-Gbps之收發模組，其中包含：雙向光學組裝件(Bi-Directional Optical Sub-Assembly, BOSA) 、接收端與發射端之驅動積體電路(Driver IC)、12芯帶狀光纖封裝(Fiber Mounting) 和高頻電路板之設計。光學組裝件與印刷電路板之間以 COB(Chip-on-Board)方式整合; 在模組高頻量測中，發射端在常溫下可通過裕度(Margin) 25%的10G-Ethernet眼罩(Eye Mask)，接收端之誤碼率可達到10-12等級，證實此光學收發模組具有雙向平行化4通道×10-Gbps的資料傳輸能力，可運用於板對板(Board to Board)間的資料傳輸。

關鍵字

收發模組 ； 光連接 ； 矽光學

並列摘要

In this thesis, a bi-directional 4-channels×10-Gbps optoelectronic transceiver base on this Silicon Optical Bench technology is proposed. This transceiver including a Bi-Directional Optical Sub-Assembly (BOSA), transmitter driver IC, receiver TIA, Fiber ribbon assembly and PCB with high frequency trace design. BOSA and PCB have some specific design for conventional Chip-on-Board (COB) process. In eye diagram measurement, the transmitter can pass 10-G Ethernet eye mask with 25% margin at room temperature; Bit error rate (BER) of Receiver can achieve 10-12 order, which confirm the transceiver’s ability of 10-Gbps data transmission.

並列關鍵字

Silicon optical bench ； Transceiver ； Optical interconnect

參考文獻

B. E. Lemoff, M. E. Ali, G. Panotopoulos, G. M. Flower, B. Mahdavan, A. F. J. Levi, and D. W. Dolfi, “MAUI: Enabling fiber-to-processor with parallel multiwavelength optical interconnects,” IEEE J. Lightwave Technol., 22(9), 2043-2054 (2004)

S. Hiramatsu and T. Mikawa, “Optical design of active interposer for high-speed chip level optical interconnects,” IEEE J. Sel. Top. Quantum Electron., 24(2), 927-934 (2006)

M. Aljada, K. E. Alameh, Y. T. Lee, and I. S. Chung, “High-speed (2.5 Gbps) reconfigurable inter-chip optical interconnects using opto-VLSI processors,” Opt. Express, 14(15), 6823-6836 (2006).

X. Wang and R. T. Chen, “Fully embedded board level optical interconnects—From point-to-point interconnection to optical bus architecture,” Proc. SPIE, 6899, 6899031-6899039 (2008).

R. Heming, L. C. Wittig, P. Dannberg, J. Jahns, E. B. Kley, and M. Gruber, “Efficient planar-integrated free-space optical interconnects fabricated by a combination of binary and analog lithography,” IEEE J. Lightwave Technol., 26(14), 2136-2141 (2008).