具功率因數修正與同步整流之低待機損耗電源供應器研製

Design and Implementation of a Low Standby Power Supply with Power Factor Correction and Synchronous Rectification

蔣文裕(Wen-Yuh Chiang)

指導教授 ： 歐勝源

國立臺北科技大學/電資學院/電機工程系所/碩士(2013年)

摘要

本篇論文主要是研製一高效率、低待機損耗之電源供應器。此電源供應器之結構包含電磁干擾濾波器，可以有效減少系統端雜訊所導致的電磁干擾問題。前級採用升壓型功率因數修正器，來提高功率因數，降低電流諧波，改善電力品質和諧波干擾。後級使用返馳式轉換電路，並搭配同步整流技術，使二次側功率損耗明顯降低，提高整體轉換效率。當輸出負載為極輕載時，脈波寬度調變控制器電路可關閉功率因數修正電路，減少功率因數修正級之損失；而當輸出為空載時，利用二次側待機模式控制電路將脈波寬度調變控制電路關閉，藉以明顯降低空載待機時的功率損耗。
最後本論文以輸入交流90 V~264 V、輸出直流電壓19 V、輸出功率90 W等為所提之高效率低待機損耗之電源供應器規格，實際完成並測試驗證確實可符合現今所有能源法規及能源之星規範的要求。

關鍵字

功率因數修正器 ； 返馳式轉換器 ； 同步整流 ； 低待機損耗

並列摘要

The purpose of the thesis is to develop a power supply with high efficiency and low stand-by power consumption. The power supply is constructed with an electromagnetic interference (EMI) filter which can efficiently reduce EMI issues caused by the system. The pre-stage adopts a boost Power Factor Corrector to increase the power factor and decrease the current harmonic, thus improves the power quality and harmonic issue. The post-stage adopts a flyback converter circuit and operates with a synchronous rectification technique. As a result, the power consumption on the secondary circuit has been significantly reduced and the efficiency of power supply can be raised. When the output loading is tiny, the pulse-width modulation control circuit can close power factor corrector circuit and diminish the loss of power factor stage. In addition, by closing the pulse width modulation stage on the stand-by mode control circuit will greatly decrease the stand-by power consumption under no-load condition.
In conclusion, the thesis implements a high efficient power supply with low stand-by power consumption of which specifications include input voltage range of 90~264 Vac and output of 19 Vdc / 90 W. The practice power supply is implemented to test and verify the compliance with the of EPA requirements and Energy Star regulations.

並列關鍵字

Power Factor Corrector ； Flyback Converter ； Synchronous Rectification ； Low Stand-by Power Consumption

參考文獻

[13] 許昌源，"新型零電流切換之升壓型功率因數修正器的研製"，碩士論文，國立台北科技大學電機工程系，台北，2008。

[33] 李歌晏，"功率因數修正器待機功耗與無感測技術的研究"，博士論文，國立台北科技大學電機工程系，台北，2009。

[6] L. Huber, B. T. Irving, and M. M. Jovanovic, "Effect of valley switching and switching-frequency limitation on line-current distortions of DCM/CCM boundary boost PFC converters," IEEE Trans. Power Electron., vol. 24, no. 2, pp. 339-347, Feb. 2009.

[8] S.-H. Tang, D. Chen, c.-S. Huang, c.-y. Liu, and K.-H. Liu, "A new on-time adjustment scheme for the reduction of input current distortion of critical-mode power factor correction boost converters," IPEC, pp. 1717-1724, 2010.

[9] C. Liou, H. Chieh, and W. Liou, "Design and implementation of a boost power factor correction stage operated in mixed-conduction mode," in Proc. Int. Elect. Information and Control Engineering Conf., pp. 2069-2072, 2011.