[1] G. Burr et al., "Large-scale (512kbit) integration of multilayer-ready access-devices based on mixed-ionic-electronic-conduction (MIEC) at 100% yield," in 2012 Symposium on VLSI Technology (VLSIT), 2012: IEEE, pp. 41-42.
[3] C.-W. Hsu et al., "Self-rectifying bipolar TaO x/TiO 2 RRAM with superior endurance over 10 12 cycles for 3D high-density storage-class memory," in 2013 Symposium on VLSI Technology, 2013: IEEE, pp. T166-T167.
[4] C.-W. Hsu et al., "3D vertical TaO x/TiO 2 RRAM with over 10 3 self-rectifying ratio and sub-μA operating current," in 2013 IEEE International Electron Devices Meeting, 2013: IEEE, pp. 10.4. 1-10.4. 4.
Chien, W. C. (2010). 磁阻式元件之磁阻抗及氧化鎢電阻式記憶體的研究 [doctoral dissertation, National Chiao Tung University]. Airiti Library. https://doi.org/10.6842/NCTU.2010.00084
Lee, H. Y. (2010). 氧化鉿電阻式記憶體之研究 [doctoral dissertation, National Tsing Hua University]. Airiti Library. https://doi.org/10.6843/NTHU.2010.00506