由微波多層電路佈局圖中萃取集總元件電路圖

The Lump Elements Schematic Extraction from Layout of Microwave Multi-Layer Circuits

曾冠澄(Kuan-Cheng Tseng)

指導教授 ： 盧信嘉

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2008年)

https://doi.org/10.6342/NTU.2008.01364

摘要

本篇論文可以分為兩大部分。第一部份是關於微波多層電路佈局圖中基本形狀的萃取與網路連結圖的生成。此部份應用計算幾何的策略去設計演算法來辨識電路佈局圖中的基本形狀，並將所有的基本形狀連接成一個完整的網路連結圖。第二部份為網路連結圖的後續應用。本論文中的主要應用為檢查各連接埠間直流電是否相通、電容結構的萃取、電容值的估計、電感結構的萃取、電感元件的資訊萃取與自動生成以佈局圖為基礎的電路圖。基本形狀包含矩形與簡單多邊形，可萃取的電路元件包含電容、導線、電感、連通柱、連接埠與接地面。此兩部份為佈局圖對電路圖檢查之前段作業。

關鍵字

集總元件 ； 佈局圖 ； 電路圖 ； 萃取 ； 佈局圖對電路圖檢查 ； 電容 ； 電感

並列摘要

There are two parts in this thesis. The first part is about the fundamental shape extraction from layout of microwave multi-layer circuit and the generation of net-list diagram. This part applies methodologies of computational geometry to design algorithms to identify the fundamental shapes from layout of circuit, and then connect all fundamental shapes into a complete net-list diagram. The second part is the post-applications of the net-list diagram. The main applications in this thesis are direct current path connectivity check, capacitor structure identification, capacitance estimation, inductor structure identification, inductor segment information extraction, and automatic layout-based schematic generation. The fundamental shapes include rectangles and simple polygons and the extractable circuit components include capacitors, wires, inductors, vias, ports, and ground. These two parts formed the front-end of Layout Versus Schematic (LVS) checking.

並列關鍵字

lump element ； layout ； schematic ； extraction ； LVS ； capacitor ； inductor

參考文獻

[1] Lap Kun Yeung and Ke-Li Wu, “A Compact Second-Order LTCC Bandpass Filter With Two Finite Transmission Zeros,” IEEE Transactions on Microwave Theory and Techniques, vol. 51, issue 2, part 1, pp. 337–341, Feb. 2003.

[3] Peter Hagn, Andreas Przadka, Volker Gebhardt, and Ulrich Bauernschmitt, “Ceramics: The Platform for Duplexers and Frontend-Modules,” Proceedings of 2002 IEEE Ultrasonics Symposium, Oct. 2002, vol. 1, pp. 1–10.

[5] Yongseok Choi, Ikjae Chun, and Bogwan Kim, “Rectangle-based Hierarchical Layout Extraction Algorithm,” Journal of the Korean Physical Society, vol. 41, no. 6, pp. 988–992, Dec. 2002.

[9] Nancy M. Amato, Michael T. Goodrich, and Edgar A. Ramos, “Linear-Time Triangulation of a Simple Polygon Made Easier Via Randomization,” Proceedings of 2000 Annual ACM Symposium on Computational Geometry (SoCG '00), June 2000, pp. 201–212.

[10] Chris Worman, “Decomposing Polygons Into Diameter Bounded Components,” Proceedings of 2003 Canadian Conference on Computational Geometry (CCCG '03), Aug. 2003, pp. 103–106.