- 期刊
- OpenAccess
Energy Efficient Intra-Task Dynamic Voltage Scaling for Realistic CPUs of Mobile Devices
並列摘要
It is not energy efficient to run a CPU at full speed all the time for all kinds of tasks in mobile devices. This paper proposes two energy efficient intra-task dynamic voltage scaling (DVS) algorithms for CPUs. There are three main contributions in this paper. Firstly, unlike the tedious derivation in PACE [2], we have derived the same optimal speed schedule with minimal energy consumption in a discrete and elegant way by using the Lagrange multiplier procedure. Secondly, the CPU model assumed in PACE is ideal, meaning that such a CPU supports all possible frequencies/voltage levels. We call such CPUs as ideal CPUs. In reality, CPUs only support a limited set of frequency/voltage levels, and we call this kind of CPUs as realistic CPUs. Thirdly, since energy consumption is not a simple function of frequency, it is more reasonable to transform the original nonlinear programming problem to the Multiple-Choice Knapsack Problem (MCKP). Since the problem can be described by a multistage graph, we used dynamic programming to derive an Optimal Schedule for Realistic CPUs (OSRC) with minimal energy consumption for realistic CPUs by using actual power consumption specifications of realistic CPUs. Considering potential computation and transition overheads, we have also proposed a low overhead OSRC (LO-OSRC), which restricts the change of CPU frequency/voltage to only once in the speed schedule. By using actual data from the power consumption specifications of two classical CPUs for evaluation, experimental results have shown that the energy saving of the proposed OSRC (LO-OSRC) is up to 10.3% (9.4%) better than that of PACE for realistic CPUs.
被引用紀錄
延伸閱讀
- Hsu, C. H. (2006). System Profiling and CPU Frequency/Voltage Scaling Based on Hardware/Software Partitioning [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2006.10087
- Huang, Y. H. (2021). An Energy-efficient Time-domain Readout Scheme with Calibration Mechanism for Non-volatile Computing-In-Memory [master's thesis, National Tsing Hua University]. Airiti Library. https://www.airitilibrary.com/Article/Detail?DocID=U0016-0203202211550666
- Chen, H. M. (2004). Dynamic CPU and I/O Device Voltage Scheduling for Low Power Real-Time Systems [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2004.00233
- 吳丞彬（2010）。Energy-Efficient Task Scheduling for DVFS-Multi-Core 3D IC〔碩士論文，國立清華大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0016-1901201111412232
- 陳則翔（2012）。Design and Implementation of an EDP-based Dynamic Voltage and Frequency Scaling Mechanism〔碩士論文，國立臺北科技大學〕。華藝線上圖書館。https://doi.org/10.6841/NTUT.2012.00637