摘要
In this paper new methods for the transformation of a given combinational circuit into a self-dual circuit based on the notion of a self-dual complement are investigated. The large variety of self-dual complements can be utilized to optimize the transformed self-dual circuit. Self-dual duplication and self-dual parity prediction are considered in detail. As a method for the reduction of self-dual outputs, output space compaction of self-dual outputs is considered. For the first time we also describe in this paper how a self-dual circuit can be modified into a self-dual fault-secure circuit.
延伸閱讀
- Mao, H. W. (2013). The Research of Dual Mode Readout Circuit Design for Sensors Array [master's thesis, National Chi Nan University]. Airiti Library. https://doi.org/10.6837/NCNU.2013.00304
- Lee, M. T. (2019). High Efficiency and Low Overkill Testing for Probabilistic Circuits [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201901586
- 籃耿晃（2009）。Design and Application of Multiple-Valued Circuit〔碩士論文，崑山科技大學〕。華藝線上圖書館。https://www.airitilibrary.com/Article/Detail?DocID=U0025-2001200900064300
- 黃建霖（2006）。Design and Analysis of Self-Oscillating Circuit〔碩士論文，中原大學〕。華藝線上圖書館。https://doi.org/10.6840/CYCU.2006.00504
- Tsai, C. C. (2006). Power Reduction for Circuit Under Testing Based on Test Vector Reordering [master's thesis, Yuan Ze University]. Airiti Library. https://doi.org/10.6838/YZU.2006.00239