雙閘式絕緣體上矽金氧半元件當上閘極為N+/ 下閘極為P+多晶矽時的分析

Analysis of Double-Gate SOI CMOS Devices Using Top N+/Bottom P+ Poly Gate Structure.

許家豪(Chia-Hao Hsu)

指導教授 ： 郭正邦

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2005年)

https://doi.org/10.6342/NTU.2005.02992

摘要

本論文中提出了雙閘全解離絕緣體上矽金氧半元件當上下閘極分別為N+/P+時轉折電壓與汲極電流的分析。
第二章說明一般在閘極對稱情形下，雙閘全解離絕緣體上矽金氧半元件的臨界電壓模型，並考慮不同通道長度的情形。
第三章中討論雙閘全解離絕緣體上矽金氧半元件當上下閘極為N+ / P+多晶矽時，轉折電壓的模型，並藉由二維元件模擬軟體(MEDICI)驗證之。

第四章中討論雙閘全解離絕緣體上矽金氧半元件當上下閘極為N+ / P+多晶矽時，汲極電流的模型，並藉由二維元件模擬軟體(MEDICI)驗證之。

關鍵字

雙閘式 ； 絕緣體上矽金氧半元件

並列摘要

This thesis reports an analysis of double-gate SOI CMOS devices using top N+/Bottom P+ poly gate structure.
In chapter 2, we discuss the threshold voltage model of the normal DG FD SOI PMOS devices without considering gate misalignment effect in different channel length.
In chapter 3,we report an analytical short-channel effect (SCE) transition voltage model of double-gate (DG) fully-depleted (FD) SOI NMOS devices with the n+/p+ polysilicon top/bottom gate. The existence of the transition voltage is due to the simultaneous turn-on of the bottom channel in addition to the top channel. As verified by 2D simulation results, this analytical transition voltage model provides a well prediction of the SCE transition voltage behavior of the devices.
In chapter 4, we report an analytical drain current model of double-gate (DG) fully-depleted (FD) SOI NMOS devices with the n+/p+ poly top/bottom gate considering the threshold/transition voltage effects. Via a comprehensive current conduction mechanism model, the analytical drain current model considering the threshold/transition voltage effects could provide an accurate prediction of performance the 100nm DG FD SOI NMOS device with the n+/p+ poly top/bottom gate as verified by the 2D simulation results.

並列關鍵字

Double-Gate ； soi

參考文獻

[1.4] A. Vandooren, S. Cristoloveanu, and J. Colinge, "The Dynamic Conductance and Transconductance in Double-Gate (Gate-All-Around) SOI Devices," Dig. SOI Conf. pp. 116-117, Oct. 2000.

[1.5] D. Esseni, M. Mastrapasqua, C. Fiegna, G. Celler, L. Selmi and E. Sangiorgi, "An Experimental Study of Low Field Electron Mobility in Double-Gate, Ultra-thin SOI MOSFETs," IEDM Dig. pp. 445-448, 2001.

[1.6] B. Yu, T. Tanaga, and C. Hu, "Modeling Off-State Leakage Current of DG-SOI MOSFETs for Low-Voltage Design," SOI Conf. Dig. pp. 15-16, 1996.

[1.7] K. Takeuchi, R. Koh, and T. Mogami, "A Study of the Threshold Voltage Variation for Ultra-Small Bulk and SOI CMOS," IEEE Trans. Elec. Devices,

[1.8] J. P. Colinge, M. H. Gao, and A. Romano, “Silicon-on-Insulator “Gate-All-Around” MOS Device,” IEEE SOS/SOI Technology Conference,