- 學位論文
新型磁滯電流降壓轉換器與電流回授電壓調整器之研製
Design and Implementation of New Hysteresis-Current Controlled Buck Converter and Current Feedback Voltage Regulator
摘要
本論文分為兩部份，第一部份為一個新型磁滯電流降壓轉換器，主要架構包含有功率電晶體、電流感測電路、取樣與保持電路、磁滯電流比較電路、非重疊電路、驅動電路、補償電路與零電流偵測電路，應用電流感測電路可以全時感測電感電流，並利用零電流偵測電路來提高輕載時的效率。此晶片已由台積電點三五微米兩層多晶矽四層金屬互補式金屬氧化物半導體製程來實現，面積為0.888 mm x 0.949 mm。 本論文第二部份為低壓降電壓調整器，其架構可分為：誤差放大器、傳輸元件、分壓電阻和負載電容。誤差放大器會檢測參考電壓與負迴授信號，誤差放大器經過驅動電路驅動傳輸元件，會依照這二個電壓不同的比例(參考電壓與負迴授信號) 產生輸出電壓。利用誤差放大器與驅動電路建立起負迴授，維持了輸出電壓的位準。在系統單晶片(SOC)中需要快速的暫態響應與低功率消耗，因電流回授會加快暫態響應速度之特性，使用第二代電流傳輸器建立低壓降電壓調整器來提供電流回授與快速暫態響應。
並列摘要
The major research of this thesis can be divided into two parts. In the first part shows the new hysteresis-current-controlled buck converter. It contains some sub-circuiths, inclusive of a power MOS, a current sensing circuit, a sample and hold circuit, a hysteresis-current comparator circuit, a non-overlapping circuit, a driving circuit, a compensator circuit and a zero current detector circuit. The current sensing circuit can fully sense the inductor current and the zero current detector circuit improves effectively at the light load. The proposed circuits have been implemented with TSMC 0.35μm DPQM CMOS processes and the chip area is 0.888mm x 0.949mm with PAD. In the second part of this thesis, the LDO building block includes an error amplifier, a pass element, an off-chip capacitor and resistors. The error amplifier is used to detect the reference and the feedback voltages. It is generated an output voltage proportional to the difference between these two voltages (reference and feedback voltages), which in turn biases the pass transistor through a base driver circuit. The error amplifier and driver circuit base negative feedback loop that maintains the regulator output voltage at the desired level. Voltage regulators can be used in SOC usually need fast transient response and low power consumption. The current feedback for fast response is provided by Current conveyor II (CCII) based on LDO.