反轉式及無接面式雙電晶體非揮發性記憶體之研究

Study of Inversion mode and Junctionless Twin Thin-Film-Transistor Nonvolatile Memory

劉冠呈

指導教授 ： 吳永俊

國立清華大學/原子科學院/工程與系統科學系/碩士(2013年)

https://doi.org/10.6843/NTHU.2013.00451

摘要

本研究提出的n-通道和p-通道雙晶型多晶矽鰭式場效應記憶體（FinFET）Ω閘極奈米線的一個結構，它被歸類於非揮發性記憶體（NVM）。實驗結果證實，此設備具有超強的記憶特性，它的p型通道及Ω閘極結構提供了一個大的記憶窗口並且具有高的寫入/抹除效率。在104次的寫抹測試中，記憶窗口仍可維持3.5的水準。且經過85。C模擬10年後的保存能力測試，記憶體內儲存的電子數量仍有其初始值的53％。
此外，本實驗也提出了新一代無接面非揮發性記憶建立於體雙電晶體結構上。它可以被寫入，但抹除仍然是一個挑戰。令人驚訝的是，此元件具有良好的保存電子能力，具有可被應用於一次性寫入功能元件的潛力。
在未來，這些多晶矽場效非揮發性記憶體具有很大的潛力可被應用於功能面板系統，液晶顯示器和3D堆疊式快閃記憶體中.

關鍵字

電晶體 ； 非揮發性記憶體 ； 無接面

並列摘要

This study proposed the n-channel and p-channel twin poly-Si fin field-effect transistor (FinFET) nonvolatile memory (NVM) with a structure that is composed of Ω-gate nanowires (NWs). Experimental results show that the NW device has superior memory characteristics because its p-channel Ω-gate structure provides a large memory window and high program/erase efficiency. With respect to endurance and retention, the memory window can be maintained at 3.5 V after 104 program and erase cycles, and after ten years, the charge is 53 % of its initial value.
Further, a new generation study of junctionless NVM was studied in this work. The memory is also based on twin structure. It can be programmed but erasing is still a challenge. Surprisingly, the device exhibits a good retention characteristic and have a great potential been used as one time programmable device.
In the future, these twin poly-Si FinFET NVM devices have a great potential to be used in multilayer Si ICs in fully functional system-on-panel, active matrix liquid crystal display and 3D stacked flash memory applications.

參考文獻

Chapter 1

[1-1] K. T. Park, ”A 64-Cell NAND Flash Memory with Asymmetric S/D Structure for Sub-40nm Technology and Beyond”. VLSI Tech Dig 2006:19, 2006.

[1-2] N. D. Young, G. Harkin, R. M. Bunn, D. J. MaCulloch, and I. D. French, “The Fabrication and Characterization of EEPROM Arrays on Glass Using a Low-Temperature Poly-Si TFT Process” ,IEEE Trans on Electron Device, vol. 43 , 11, pp. 1930 - 1936, 1996.

[1-3] M. F. Hung, Y. C. Wu, T. M. Tsai, J. H. Chen, and Y. R. Jhan, “Enhancement of Two-Bit Performance of Dual-Pi-Gate Charge Trapping Layer Flash Memory,” Applied Physics Express, vol. 5, pp. 121801-121803, 2012.

[1-4] E. K. Lai, ”A Highly Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory,” VLSI Tech Dig 2006:46, 2006.