應用於雙頻段群組超寬頻高速無線通訊系統之頻率合成器設計與實現

The Design and Realization of Frequency Synthesizer for Dual Band Groups MB-OFDM UWB Receiver

陸志通(Jhih-Tong Lu)

指導教授 ： 陳淳杰

中原大學/工學院/電子工程研究所/碩士(2009年)

https://doi.org/10.6840/cycu200900425

摘要

本論文提出一應用於Dual band groups MB-OFDM UWB系統之頻率合成器。此頻率合成器採用全新的Frequency-Planning，在電路架構上只需使用一個鎖相迴路搭配兩個單邊帶混波器即可，以達降低功率消耗及節省晶片面積之目標。
內容的部份可分為五個章節，第一章為介紹UWB超寬頻無線通訊系統以及研究目的，第二章則介紹頻率合成器的基本原理與架構，以及本論文之UWB頻率合成器基本架構與原理。而第三章為探討系統設計時的考量，透過Simulink建立系統行為模型，並進行模擬，可快速分析頻率合成器之暫態特性，藉以求得各項系統參數。而於第四章中將各電路架構做詳細的分析與模擬，最後第五章則為結論與未來展望。
本文所設計之頻率合成器採用台灣積體電路製造公司0.18um 1P6M RF CMOS製程來實現，不包含具ESD之PAD其佈局面積約為0.97mm*0.97mm，其規格為1.8V電源操作下，其頻段切換的時間約為0.8ns，最大電流消耗為67mA@1.8V，其Phase noise約為-110dBc@1MHz。共可輸出八個頻段，分別為3432、3960MHz、4488MHz、5016MHz、7656MHz、8184MHz、8712MHz及9240MHZ，滿足MB-OFDM UWB Band Group #1及#6等符合市場上使用的UWB頻段。

關鍵字

超寬頻 ； 鎖相迴路 ； 頻率合成器 ； 雙頻段群組 ； 單邊帶混波器

並列摘要

This proposal designs and realization of Frequency Synthesizer for Dual band groups MB-OFDM UWB Receiver. The frequency synthesizer is based on Frequency-Planning which is the lastest measure. Because of the power consumption and chip area, there are only one phase locked loops and two single-side band mixer in this frequency synthesizer.
The proposal can be divided into five chapters. In the Chapter I, we introduce what is UWB, why the UWB so hot and what is the purpose in this proposal. In the Chapter II, we discuss the architecture of the proposed frequency synthesizer for dual band groups MB-OFDM UWB receiver. And introduce blocks function of the frequency synthesizer. In the Chapter III, we discuss the system consideration and the loop behavior model by using simulink. Simulink can save a lot of time in the transient analysis when we design the frequency synthesizer. In the Chapter IV, the transistor-level design of each building block is presented. The conclusion and future work are presented in Chapter V.
The frequency synthesizer is designed in the TSMC 0.18 um 1P6M RF CMOS technology, and the active area is 0.97mm*0.97mm. The power consumption is 67mA from a 1.8 supply and the oscillator achieves a phase noise of -110 dBc/Hz at 1-MHz offset. The frequency synthesizer provides eight UWB frequencies in Band Group#1 (3432,3960MHz,4488MHz and 5016MHz) and Band Group#6 (7656MHz,8184MHz,8712MHz and 9240MHZ).

並列關鍵字

Ultra-Wide Band ； Phase-Locked Loops ； Dual Band Groups ； Single-Side Band Mixer ； Frequency Synthesis

參考文獻

[28] 周維駿, “A 622Mb/s Clock and Data Recovery for OC-12 SONET Applications”, 中原大學電子工程學系碩士學位論文, 2006.

[6] C. Mishra, A. Valdes-Garcia, et al., “Frequency planning and Synthesizer architectures for Multi-Band OFDM UWB radios.” IEEE Transactions on Microwave Theory and Techniques, Vol 53, Issue 12, pp 3744-3756, 2005.

[7] J. Lee, “A 3-to-8-GHz fast-hopping frequency synthesizer in 0.18um CMOS technology,” IEEE J. Solid-State Circuits(JSSC), Vol. 41, Issue 3, pp 566-573, Mar 2006.

[8] C.-F. Liang, S.-I. Liu, Y.-H. Chen, T.-Y. Yang, and G.-K. Ma, “A 14-band Frequency Synthesizer for MB-OFDM UWB Application,” IEEE Int. Solid-State Circuits Conf.(ISSCC) Dig. Tech. Papers, pp 428-437, Feb 2006.

[10] G.-Y. Tak, S.-B. Hyun, T. Y. Kang, B. G. Choi, and S. S. Park, “A 6.3-9-GHz CMOS fast settling PLL for MB-OFDM UWB applications, ”IEEE J. Solid-State Circuits(JSSC), Vol. 40, Issue 8, pp 1671-1679, Aug 2005.