設計適用於多核心架構之晶片互連網路效能改善機制

隨著科技不斷的演進，現代電腦架構朝向整合多個處理核心發展。增加處理核心數量也成為設計電腦系統的主要發展方向。當核心數不斷增加時，用以連接多顆處理核心之互連網路成為影響效能重要因素。因此，如何提升互連網路的效能，已成為改善電腦效能的重要目標。互連網路效能主要受到連接方式、路徑選擇方式、交換器設計、以及流量管理等因素影響。有鑒於此，本研究基於Self Similar Cubic　(SSC)多核心互連網路，增加區塊間專屬連接路徑與適合的封包管理機制，設計了新的Alternative Self Similar Cubic (ASSC)互連網路。ASSC互連網路的區塊間專屬連接路徑，可提升遠端節點傳送的效能。所設計的封包管理機制，可調整互連網路的封包傳送速率，以減少可能的封包壅塞。本論文將介紹SSC互連網路與ASSC互連網路，以及適用於ASSC互連網路之封包傳輸管理機制。同時研發ASSC互連網路之主要模組、路徑選擇機制、與封包傳輸管理機制之模型，並透過不同種類封包，測試前述機制之功能與效能。實驗結果顯示：相較於原始的SSC互連網路，本研究之ASSC互連網路與封包傳輸管理機制，將可有效解決SSC互連網路封包壅塞的問題，並可提升互連網路封包傳輸效能。

關鍵字

多核心架構；晶片互連網路；專屬路徑； SSC網路

並列摘要

The evaluation of technology makes the modern computer architecture consist of many processing cores. The mechanism of increasing core numbers of the computer system become the major orientation of design computer systems. As the number of processing cores are increased, the interconnection network for connecting these cores become the dominant factor of computer performance. Hence how to improve the performance of the interconnection network becomes the important goal of develop modern computer systems. The performance of interconnection network are affected by the connecting topology, routing mechanism, switch architecture, and the flow control mechanism. Accordingly, this study based on the Self Similar Cubic (SSC) multicore network, develops a new interconnection network, Alternative Self Similar Cubic (ASSC) by adding the inter-block alternative paths and the corresponding packet management mechanisms. The additional inter-block alternative paths can reduce the distance of transferring among foreign nodes. The packet management mechanisms can adjust the packet sending rates to avoid the potential packet congestion. This study firstly introduces the original SSC and the proposed ASSC interconnection networks, with the packet management mechanisms for ASSC network. Then the models of main components of ASSC interconnection network are discussed. The suitable routing mechanism and the packet management mechanisms are also implemented. These models and mechanisms are evaluated by using several kinds of packet patterns, to reveal the capabilities and performance enhancement. According to the experimental results, compared to original SSC network, the proposed ASSC network and the corresponding packet management mechanism can solve the packet congestion and improve the performance of the packet communication.

並列關鍵字

Multicore Architecture ； On-Chip Network ； Alternative Path ； SSC Network

參考文獻

[2] Florentine Dubois, Abbas Sheibanyrad, Frédéric Pétrot, and Maryam Bahmami. “Elevator-first: A Deadlock-Free Distributed Routing Algorithm for Vertically Partially Connected 3D-NoCs.” 2013 IEEE Transactions on Computers Vol. 62. No. 3. pp. 609-615, 2013.

[6] Avishai Ceder and Nigel H. M. Wilson. “Bus Network Design.” Transportation Research Part B: Methodological Vol. 20. No. 4. pp. 331-344, 1986.

[8] Maryam Bahmani, Abbas Sheibanyrad, Frédéric Pétrot, Florentine Dubois, and Palo Durante. “A 3D-NoC Router Implementation Exploiting Vertically-Partially-Connected Topologies.” IEEE Computer Society Annual Symposium on VLSI. pp. 9-14, 2012.

[10] Abhay K. Parekh and Robert G. Gallager. “A Generalized Processor Sharing Approach to Flow Control in Integrated Services Networks: The Single-Node Case.” ACM Transactions on Networking Vol. 1. No. 3. pp. 344-357, 1993.

[11] Chienhua Chen, Dharma P. Agrawal, and J. Richard Burke. “dBCube: A New Class of Hierarchical Multiprocessor Interconnection Networks with Area Efficient Layout.” IEEE Transactions on Parallel and Distributed Systems Vol. 4. No. 12. pp 1332-1344, 1993.

國際替代計量

設計適用於多核心架構之晶片互連網路效能改善機制

未授權

主題瀏覽