以脈波閂鎖器之存活記憶體單元為基礎之低功率維特比解碼器

A Low-power Viterbi Decoder Based on Pulse Latch Survivor Memory

李欣儒(Xin-Ru Lee)

指導教授 ： 李鎮宜

國立交通大學/電機學院/電子工程系所/碩士(2009年)

https://doi.org/10.6842/NCTU.2009.00960

摘要

近來由於無線及可攜式裝置的普及，高速低功率的維特比解碼器成為設計上重要的考量。為了有效降低維特比解碼器的功率消耗，本論文提出一個脈波閂鎖器來實現解碼器的記憶體部分。由於電壓低擺伏的優點及通行電晶體的特性，可降低單一記憶體單元的功率消耗，進而降低資料存取時的功率消耗。模擬結果顯示，在雜訊比為3分貝的環境下，本研究所提出的方法可省下21％的解碼器功率消耗與29％的存活記憶體單元功率消耗。

關鍵字

維特比 ； 存活記憶體 ； 脈波閂鎖器

並列摘要

Recently, a high-speed and low-power Viterbi decoder is needed due to wireless and portable devices. In order to reduce the power consumption of Viterbi decoder, we proposed a full-custom pulse latch as the data storage unit in the survivor memory. Because of the low-swing and the characteristic of pass transistor, the power consumption of single register is reduced, so the power of data access in survivor memory also be reduced. According to the implementation result, 29% of survivor memory power and 21% of overall decoder power could be reduced as Eb/No is 3dB.

並列關鍵字

Viterbi ； survivor memory ； pulse latch

參考文獻

[1] A. J. Viterbi, “Error bounds for convolutional codes and asymptotically optimal decoding algorithm,” IEEE Trans. Inform. Theory, vol. IT-13, no. 2, pp. 206–269,

[2] G. D. F. Jr., “The viterbi alogrithm,” Proc. IEEE, vol. 61, no. 3, pp. 268–278, Mar. 1973.

[3] A. K. Yeung and J. M. Rabaey, “A 210-mb/s radix-4 bit-level pipelined viterbi decoder,” in IEEE Int. Solid-State Circuits Conf. Dig. Tech., Feb. 1995, pp. 88–89,344,440.

[4] E. Yeo, S. A. Augsburger, W. R. Davis, and B. Nikolic’, “A 500-mb/s soft-output viterbi decoder,” IEEE J. Solid-State Circuits, vol. 38, no. 7, pp. 1234–1241, July 2003.

[5] C. C. Lin, Y. H. Shih, H. C. Chang, and C. Y. Lee,“Design of a power-reduction viterbi decoder for wlan applications,” IEEE Trans. Circuits Syst. I.: Regular Papers, vol. 52, no. 6, pp. 1148–1156, June 2005.