A Low Noise, Low Power Phase-Locked Loop, Using Optimization Methods

Ting, H. H. (2019). The Design and Analysis of a Phase-Locked Loop with a Sub-Sampling Inner-Loop Phase Noise Filter [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU201901240
Lin, J. C. (2007). A low-power fast-lock digital Delay-Locked Loop [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2007.01587
Yang, Y. S. (2011). A 0.5V Low Power All-Digital Phase-Locked Loop [master's thesis, National Chiao Tung University]. Airiti Library. https://doi.org/10.6842/NCTU.2011.00200
Liao, X. S. (2008). Design of Low Jitter Phase-Locked Loop [master's thesis, National Taipei University of Technology]. Airiti Library. https://doi.org/10.6841/NTUT.2008.00191
Li, C. (2013). Low Power All-Digital Phase-Locked Loop with Open loop Mechanism for MEMS Oscillator [master's thesis, National Taiwan University]. Airiti Library. https://doi.org/10.6342/NTU.2013.10225