切換電容式三角積分調變器設計與實作

Design and Implementation of Switched-Capacitor Delta-Sigma Modulator

姚學儒(Shyue-Ru Yao)

指導教授 ： 宋國明

國立臺北科技大學/電資學院/電機工程系研究所/碩士(2007年)

https://doi.org/10.6841/NTUT.2007.00213

摘要

摘要

論文名稱：切換電容式三角積分調變器設計與製作
校所別：國立台北科技大學電機工程系碩士班 頁數：78
畢業時間：九十五學年度第二學期 學位：碩士
研究生： 姚學儒 指導教授：宋國明 博士

本論文主要是在製作二階及二加ㄧ階多級串接三角積分調變器，超取樣三角積分調變器早已被廣泛應用於超大型積體電路中的類比數位轉換介面，例如數位音響系統的應用。在數位音響系統中類比數位轉換器（ADC）在20仟赫的頻帶範圍內必須達到16到20個位元的準確度，利用三角積分調變技術不但可以達到這樣的精準度，而且對其內部組成電路的要求不像其他類比數位轉換器這樣嚴苛，它在高精準度類比數位轉換器的實現上提供了許多卓越的優點。正因為三角積分調變技術對類比電路的表現要求不高，所以就功率的消耗上也可大幅的減少，另外相較於其他種類的類比數位轉換器，其電晶體的數量和電路的複雜度也簡單得多。同時三角積分調變器也容許將主要的電路性能和功率消耗集中在其輸入級的類比電路中。
整篇論文簡單的描述了三角積分調變器基本原理，以及三角積分調變器從設計到電路實現。在系統電路的實現上，我們採用TSMC 0.35μm的互補式金氧半導體製程參數來設計與模擬；採用二階一位元單迴路式的架構和多級串接架構，取樣頻率為5.12MHz、超取樣率為128、可有效應用在頻寬為20仟赫的數位音響系統中。在二階一位元的系統，SNR可達86dB，相當於有效位元數14位元，在二加一階一位元的系統，SNR可達92dB，相當於有效為元數15位元。
關鍵詞：二階三角積分調變器、二加一階三角積分調變器、超取樣率、數位音響系統

關鍵字

二階三角積分調變器 ； 二加一階三角積分調變器 ； 超取樣率 ； 數位音響系統

並列摘要

Title：Design and implementation of switched-capacitor delta-sigma modulator School：National Taipei University of Technology Page：78
Department：Department of Electrical Engineering
Time：1, June, 2007 Degree：Master
Researcher：Shyue-Ru Yao Advisor：Guo-Ming Sung
This thesis presents two-stage and two-plus-one multistage sigma delta modulators, which have been extensive application in the analog to digital interfaces of the VLSI, such as the audio system. In this system, the analog to digital converter must be up to the accuracy of 16 to 20 bits in 20 KHz bandwidth. Utilizing the sigma delta modulator not only can reach perfect accuracy, but also can make up the request of the circuit to without any tight and severe efforts. There are some advantages in the realization of the high perfect accuracy of sigma delta modulator，including the less area of the analog circuit, the wide margin on the consumption of the power ,and the simplicity of CMOS circuit.
In this thesis, the basic principle of sigma-delta modulator and the design flow chart from simulation to implement will be presented with great attention. In the implementation of the systematic circuit，we adopt the library of TSMC 0.35μm CMOS process .The simulated results show that sampling rate is 5.12MHz,the oversampling ration is 128，and the bandwidth is 20KHz for audio system. The two-stage modulator simulation results reveal that the maximum signal to noise and distortion ratio (SNDR) is 86 dB, The two-plus-one modulator simulation results reveal that the maximum signal to noise and distortion ratio (SNDR) is 92 dB.

Keyword：two-stage sigma-delta modulator, two-plus-one multistage sigma-delta modulator, oversampling ratio, audio system.

並列關鍵字

two-stage sigma-delta modulator ； two-plus-one multistage sigma-delta modulator ； oversampling ration ； audio system

參考文獻

[1] D. L. Fried, “Analog Sample-Data Filters,” IEEE J. Solid-State Circuits, Vol. SC-7, pp. 302-304, Aug. 1972.

[2] J. B. Hughes, N. C. Bird, and Lan C. Macbeth, “Switched Current – A New Technique for Analog Sample-Data Signal Processing,” IEEE Internatinal Symposium on Circuits and Systems, pp. 1154-1187, 1989.

[3] H. C Yang, T. S. Fiez, D. J. Allstot, “Current-Feedthrough Effects and Cancellation Techniques in Switched-Current Circuits”, Proc. Of Int. Symp. Circuits And Systems (ISCAS), pp. 3186-3188, May 1990, New Orleans, IEEE.

[4] T. S. Fiez, D. J. Allstot, G. Liang, and P. Lao, “Signal-Dependent Clock-Feedthrough Cancellation in Switched-Current Systems”, Proc. Of China 1991 Int. Conf. Circuits And Systems, Shenzhen, China, pp. 785-788, June 1991, IEEE.

[5] M. Song, Y. Lee, and W. Kim, “A Clock Feedthrough Reduction Circuit for Switched-Current Systems”, IEEE J. Solid-State Circ., Vol. 28, No. 2, Feb. 1993, pp. 133-137.