一個高速採用時間交錯式的連續漸進式類比至數位轉換器

A High-Speed Time-Interleaved SAR ADC

黃維家(Wei-Chia Huang)

指導教授 ： 陳信樹

國立臺灣大學/電機資訊學院/電子工程學研究所/碩士(2016年)

https://doi.org/10.6342/NTU201601298

摘要

在次世代無線通訊系統中，類比至數位轉換器必須操作在極高速的取樣頻率及低中解析度下。
本論文提出一個以40奈米CMOS一般製程，實現出六位元每秒四十五億次取樣的時間交錯連續漸進式類比至數位轉換器，藉由結合前端輸入緩衝器的架構及分組式技巧，有效地降低時間交錯式架構的輸入電容負載，並增加輸入訊號的可用安定時間，提出的16通道的時間交錯連續漸進式類比至數位轉換器得以達到高取樣速度及高輸入頻寬的表現。透過使用零交越 (zero-crossing) 偵測技巧，可以補償多通道間時間偏移的誤差，並透過數位校正處理多通道間的增益電壓及偏移電壓不匹配。在單通道方面，採用連續漸進式架構，並使用非同步處理及單向電容切換技巧使單通道具有高速度及高能量效率的特性。除此之外，任意選擇權重之電容陣列解決了單通道中比較器的動態偏移電壓的問題。
量測結果顯示，在每秒四十億的轉換，DNL和INL分別為+0.17/-0.29 LSB和+0.20/-0.18 LSB。在每秒四十五億的轉換及輸入頻率為一億赫茲下，SNDR和SFDR分別為32.15 dB和41.04 dB，在1.2 V的供應電壓下，功率消耗為24.9毫瓦，品質因數(FoM)為159 fJ/c.-s。全部的晶片面積大小為1.275 mm2，核心電路的面積是0.195平方毫米。

關鍵字

類比至數位轉換器 ； 時間交錯式 ； 連續漸進式 ； 分組技巧 ； 高輸入頻寬

並列摘要

Analog-to-digital converter (ADC) has to operate at ultra-high speed with low to medium resolution in the next-generation wireless communication systems.
A 6-bit 4.5 GS/s time-interleaved SAR ADC in 40 nm CMOS general–process (GP) technology is proposed. By combining the front-end input buffers and the grouping technique into the time-interleaved architecture, the input capacitance effectively decreases and the available settling of input buffers increases. The proposed 16-channel time-interleaved SAR ADC achieves the performance of high-speed sampling rate and high input bandwidth. A zero-crossing detection technique is employed to correct timing skew among sub-ADCs. Gain and offset mismatches between sub-ADCs are calibrated in the digital domain. Asynchronous processing and monotonic capacitor switching technique used in the single-channel SAR ADC make the sub-ADC high speed and power-efficiency. Furthermore, AWCA technique solves the dynamic offset problem of the comparator in the sub-ADC.
The measurement results show that ADC exhibits DNL of +0.17/-0.29 LSB and INL of +0.20/-0.18 LSB at 4 GS/s with Fin of 50 MHz. SNDR and SFDR are 32.15 dB and 41.04 dB at 4.5 GS/s with Fin of 1 GHz. The power consumption is 24.9 mW at 1.2 V supply voltage. As a result, the FoM (Power/2ENOB/FS) is 159 fJ/conversion-step. The whole chip including pads occupies 1.275 mm2 while area of core circuit is 0.195 mm2.

並列關鍵字

analog to digital converter ； time-interleaved ； SAR ； grouping technique ； high input bandwidth

參考文獻

[1] K. Okada et al., “A full 4-channel 6.3 Gb/s 60 GHz direct-conversion transceiver with low-power analog and digital baseband circuitry,” in IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2012, pp. 218–220.

[2] T. Tsukizawa et al., “A fully integrated 60 GHz CMOS transceiver chipset based on WiGig/IEEE802.11ad with built-in self calibration for mobile applications,” in IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, Feb. 2013, pp. 230–231.

[3] S.-W.M. Chen and R.W. Brodersen, “A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-μm CMOS,” IEEE J. Solid-State Circuits, vol. 41, no. 12, pp. 2669–2680, Dec. 2006.

[4] J. Yang, T.L. Naing, and R.W. Brodersen, “A 1 GS/s 6 Bit 6.7 mW successive approximation ADC using asynchronous processing,” IEEE J. Solid-State Circuits, vol. 45, no. 8, pp. 1469–1478, Aug. 2010.

[5] T. Jiang et al, “A single-channel, 1.25-GS/s, 6-bit, 6.08-mW asynchronous successive approximation ADC with improved feedback delay in 40-nm CMOS,” IEEE J. Solid-State Circuits, vol. 47, no. 10, pp. 2444–2453, Oct. 2012.