系統晶片上網路晶片系統的產生及合成

networks on chip generation and synthesis for system-on-a-chip

蔡德政(Der-Tzeng Tsai)

指導教授 ： 顧孟愷

國立臺灣大學/電機資訊學院/資訊工程學研究所/碩士(2007年)

https://doi.org/10.6342/NTU.2007.10503

摘要

無資料

關鍵字

系統晶片 ； 網路晶片 ； 網路介面

並列摘要

Networks-on-chip (NOC) has been proposed as a promising solution to complex on-chip communication problem. It is used to overcome the communication and the performance bottlenecks of bus based interconnection. NOC architecture consists of a collection of intellectual property (IP) cores interconnected by on-chip routers. Since an application-specific NOC for one SOC design can not be
re-applied to another SOC design, it is essential to devise a tool for generating fast and efficient NOC. In this work, we propose a tool that generates application-specific networks-on-chip automatically by giving application description files and connection files. We also design the components of NOC including routers and network interfaces. We focus on a mesh-based topology and packet switching NOC. We present a fast algorithm for mapping cores onto a mesh-based NOC, minimizing the communication delay. Compared with other work, simulation results with two benchmarks make significant savings on communication cost by using our tool. This tool is applied to AES-RS codec and LDPC decoder. All results are verified on Alter'a FPGAs.

並列關鍵字

SOC ； NOC ； network interface

參考文獻

[10] http://ocpip.org/home OCP specification

[2] Stergiou, S.; Angiolini, F.; Carta, S.; Raffo, L.; Bertozzi, D.; De Micheli, G..,”xpipes Lite: a synthesis oriented design library for networks on chips,” Design, Automation and Test in Europe, 2005. Proceedings, Vol. 2, no.pp.1188-1193, 2005

[3] Zeferino, C.A.; Susin, A.A.,” SoCIN: a parametric and scalable network-on-chip”, Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings. 16th Symposium on, pp,169-174 ,8-11 Sept. 2003

[5] Sethuraman, B.; Vemuri, R.,” optiMap: a tool for automated generation of NoC architectures using multi-port routers for FPGAs,” Design, Automation and Test in Europe, 2006. DATE '06. Proceedings, Vol. 1, no.pp.6, 6-10 March 2006

[6] Ost, L.; Mello, A.; Palma, J.; Moraes, F.; Calazans, N., ” MAIA - a framework for networks on chip generation and verification”, Design Automation Conference, 2005. Proceedings of the ASP-DAC 2005. Asia and South Pacific, Vol. 1, pp.49-52, 18-21 Jan. 2005