Translated Titles

Fourth-order Switch-Current MASH Delta Sigma Modulator with Digital Cancellation Circuit



Key Words

切換電流式 ; 三角積分調變器 ; 數位消除電路 ; delta-sigma modulator ; switched-current technique ; digital cancellation



Volume or Term/Year and Month of Publication


Academic Degree Category




Content Language


Chinese Abstract

三角積分調變技術對類比電路的非理想特性具有抵抗能力,數位電路處理之優點,因此在音頻訊號處理上表現優於其他類比架構,在語音處理、數位音響上該技術被廣泛應用。 本論文藉由製作四級MASH多級串接三角積分調變器來探討系統穩定度與相關積體電路之非理想效應的成因,並利用箝位電路消除輸入端非理想效應,採用低電壓設計改善切換電流式架構功耗過大的缺點,並找出切換電流式記憶元件擁有的優點及適合應用的方向。 本論文描述三角積分調變器基本原理,三角積分調變器從系統行為模式到電路實現,說明數位消除電路原理與設計,以及箝位電路特性分析。在系統電路的實現上,採用TSMC 0.18μm的互補式金氧半導體製程參數來設計與模擬。後模擬結果顯示,該四級MASH一位元多級串接架構,在提供電壓1.2伏特取樣頻率為5.12百萬赫(MHz)與超取樣率(OSR)為128的條件下,其有效頻寬為20仟赫,且其訊號雜訊比可達81分貝,相當於有效位元數約13.32位元,消耗功率為2.3毫瓦特。

English Abstract

The tolerant to the non-ideality of analog circuit and digital cancellation making Delta Sigma Modulator process audio signal much better and easier than other analog structure. Therefore, Delta Sigma Modulator has been widely used in digital audio and speech process. This thesis investgates a switched-current memory cell which is used in the high-order delta-sigma modulator., discussing what cause the non-ideality and the stability effect in the fourth order MASH delta-sigma modulator. To make the switching-current structure low power consumption , this thesis uses 1.2volt as supply voltage. The systematic simulation was completed with TSMC 0.18 μm CMOS process. The post simulation results show that the sampling rate is 5.12 MHz, the oversampling ratio is 128, and the signal bandwidth is 20 kHz for audio system. Moreover the signal-to-noise and distortion ratio(SNDR),the effective number of bit (ENOB),and the power consumption are 81 dB,13.32 bits, and 2.3 mW, respectively, with the supply voltage of 1.2V.

Topic Category 電資學院 > 電機工程系所
工程學 > 電機工程
  1. 1. T. L. Brooks, D. H. Robertson, D. F. Kelly, A. D. Muro, and S. W. Harston, ”A cascaded sigma-delta pipeline A/D converter with 1.25 M Hz signal bandwidth and 89dB SNR,” IEEE Journal of Solid-State Circuits, vol. 32, no. 12,pp.1896-1906, Dec. 1997.
  2. 2. Y. Geerts and M. Steyaert and W. Sansen, “Design of Multi-Bit Delta-Sigma A/D Converters”, Boston, Klower Academic Publishers, 2002.
  3. 3. G. V. Iana. and G. Serban, “Optimization of sigma-delta modulator based on artificial immune algorithms,” International conference on Optimization of Electrical and Electronic Equipment (OPTIM), July 2010, pp1010-1015.
  4. 4. K. C. H. Chao, S. Nadeem, W. L. Lee, and C. G. Sodini. “A higher-order topology for interpolative modulators for oversampling A/D converters,” IEEE Trans. On Circuits and Systems, March 1990, vol. 37, pp.309-318.
  5. 6. Y. Matsuya and K. Uchimura, “A 16-bit oversampling A-to-D conversion technology using triple-integration noise shaping,” IEEE Journal. of Solid-State Circuits, December 1987, vol. 22, pp. 921-929.
  6. 10. N. Tan, Switched-Current Design and Implementation of Oversampling A/D Converters, Boston: Klower Academic Publishers, 1997.
  7. 12. Y. Sugimoto, D. G. Haigh, “A current-mode circuit with a linearized input V/I conversion scheme and the realization of a 2-V/2.5-V operational, 100-MS/s, MOS SHA,” IEEE Transactions on Circuits and Systems, March 2008, vol. 55, no. 8, pp.2178-2187.
  8. 15. C. Toumazou, and S. Xiao, “n-step charge injection cancellation scheme for very accurate switched current circuits,” Electron. Letter, London, 1994, pp. 680-681.
  9. 12. 張國煊,切換電流式三角積分調變器設計與實作,碩士論文,國立台北科技大學機電整合研究所,台北2001。
  10. 13. S. Mortezapour and E. K. F. Lee, “A 1-V, 8-Bit successive approximation ADC in standard CMOS process,” IEEE Journal of Solid-State Circuits, vol. 35, no. 4, April 2000, pp. 642-646.
  11. 18. S. Zhong and N. Tan. “A 12-bit 150-MSamples/s current-steering DAC,” IEEE Asia Pacific Conference on Circuits and Systems. Nov. 2008, pp. 145 - 148
  12. 20. 李俊賢,9位元 125-MS/s管線型類比數位轉換器之設計,碩士論文,國立台北科技大學機電整合研究所,台北2011。
  13. 21. J. H. Lou,and J. B. Kuo,” A 1.5-V bootstrapped pass-transistor-based manchester carry chain circuit suitable for implementing low-voltage carry look-ahead adders”, IEEE Transactions on Circuits and System, vol. 45, no. 11, Nov. 1998, pp. 1191 -1194.
  14. 22. T. H. Kuo; K. D. Chen, and H. R. Yeng,” A wideband CMOS sigma-delta modulator with incremental data weighted averaging”, IEEE Journal of Solid-State Circuits, vol. 37, issue 1, Jan. 2002, pp. 11 - 17.
  15. 24. 侯岳宏,切換電流式三角積分調變器設計與實作,碩士論文,國立台北科技大學電機工程系,台北,2008。
  16. 25. 呂建林,具雙量化法之多皆多位元三角積分調變器設計與實作,碩士論文,國立台北科技大學電機工程系,台北,2010。
  17. 26. 曾永照,兩級雜訊頻移二加二級切換電容式三角積分調變器,碩士論文,國立台北科技大學電機工程系,台北,2010。
  18. 27. 林啟揚,四級MASH切換電流式三角積分調變器設計與實作,碩士論文,國立台北科技大學電機工程系,台北,2011。
  19. 28. 陳世昕,二加一階多位元切換電流式三角積分調變器設計與實作,碩士論文,國立台北科技大學電機工程系,台北,2012。
  20. 29. C. Sawigun and W. A. Serdijn , “2010 A 24nW, 0.65-V, 74-dB SNDR, 83-dB DR, Class-AB Current-Mode Sample and Hold Circuit” , IEEE Transactions on Circuits and System, MAY 2010,pp. 3132-3135.
  21. 30. G. M. Sung, C.P. Yu and Y.H. Hou,“High-Order Delta-Sigma Modulator with Switched-Current feedback Memory Cell,” IEEE Asia Pacific Conference on Circuits and Systems, Nov. 30 2008-Dec. 3 2008, Vol. 4, pp. 1148-1151.
  22. 31. C.A. Prior and C.R. Rodrigues, “A Switched Current Sigma Delta Modulator using A Low Distortion Feedfoward Topology,” IEEE International Midwest Symposium on Circuits and Systems (MWSCAS), 1-4 Aug. 2010, Vol. 4, pp. 409-412.
  23. 5. P. Ferguson and A. Ganesan, “An 18b 20 kHz dual sigma delta A/D converter,” IEEE international Solid-State Circuits Conference, February 1991 , pp. 68.
  24. 7. N. Tan, “A 1.2-V 0.8-mW SI sigma-delta A/D converter in standard digital CMOS process”, Proceedings of 21st European Solid-State Circuits Conference (ESSCIRC’95), Microelectronics Research Center, Sweden, Sept. 1995, pp. 150-153.
  25. 8. B. E. Jonsson, Ericsson Radio Syatems AB, Switched-Current Signal Processing and A/D Conversion Circuits : Design and Implemintation, Boston: Klower Academic Publishers, 2000.
  26. 9. M. Gustavsson, J. J. Wikner and N. N. Tan, CMOS Data Converters For Communications, Boston: Klower Academic Publishers, 2000.
  27. 11. P. R. Gray and R. G. Meyer, Analysis and Design of Analog Integrated Circuits Fourth Edition, John Wiley and Sons, Inc. 2001.
  28. 13. B. Razavi, Design of Analog CMOS Integrated Circuit, New York: McGraw-Hill, 2001.
  29. 14. J. B. Hughes, and K. W. Moulding, “S2I: A two-step approach to switched-currents”, International Symposium on Circuits And Systems (ISCAS), Chicago, Illinois,May 1993, pp. 1235-1238.
  30. 19. Y. Lee, Y. L. Tsai, W. Z. Su and P. H. Yang, “A 2.5V switched-current sigma-delta modulator with a novel class AB memory cell”, International Symposium on Circuits And Systems (ISCAS), vol.1, 2003, pp.613-616.
  31. 23. “LM317, 3-termianl adjustable regulator”, Data sheet, National Semiconductor, Jan. 2007.